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Abstract
Silicon Photomultipliers (SiPMs) are novel kind of solid state photon detectors with ex-
tremely high photon detection resolution. They are composed of hundreds or thousands
of avalanche photon diode pixels connected in parallel. These avalanche photon diodes are
operated in Geiger Mode. SiPMs have the same magnitude of multiplication gain compared
to the conventional photomultipliers (PMTs). Moreover, they have a lot of advantages
such as compactness, relatively low bias voltage and magnetic field immunity etc. Special
readout electronics are required to preserve the high performance of the detector. KLauS
and STiC are two CMOS ASIC chips designed in particular for SiPMs. KLauS is used for
SiPM charge readout applications. Since SiPMs have a much larger detector capacitance
compared to other solid state photon detectors such as PIN diodes and APDs, a few special
techniques are used inside the chip to make sure a descent signal to noise ratio for pixel
charge signal can be obtained. STiC is a chip dedicated to SiPM time-of-flight applications.
High bandwidth and low jitter design schemes are mandatory for such applications where
time jitter less than tens of picosends is required. Design schemes and error analysis as well
as measurement results are presented in the thesis.
Zusammenfassung
Silizium-Photomultiplier (SiPMs) sind neuartige Solid-State-Photonen-Detektoren mit ex-
trem hoher Photonendetektionsauflo¨sung. Sie werden von Hunderten oder Tausenden paral-
lel verbundene Avalanche-Photonen Diodenpixel ausgemacht, die in Geiger-Mode betrieben
sind. SiPMs haben gleichen Multiplikationsversta¨rkung im Vergleich zu den Photomultiplier
(PMT). Auerdem haben sie viele Vorteile wie Kompaktheit, relativ niedrigen Vorspannung
und Magnetfeld immun usw. Spezielle Auslese-Elektronik sind erforderlich, um die hohe
Leistungsfa¨higkeit des Detektors zu bewahren. KLauS und STiC sind zwei CMOS-ASIC-
Chips insbesondere fu¨r SiPMs entwickelt. KLauS ist fu¨r SiPM Ladungsauslese eingesetzt.
Weil SiPMs eine viel gro¨ere Kapazita¨t haben im Vergleich zu anderen Festko¨rper-Photonen-
Detektoren, wie PIN-Dioden und APDs, werden einige spezielle Techniken innerhalb des
Chips verwendet, um ein hohes Signal-Rausch-Verha¨ltnis fu¨r Pixelladung Signal zu erhal-
ten. STiC ist ein Chip, der fu¨ SiPM Time-of-Flight-Anwendungen entwickelt wird. Hohe
Bandbreite und geringem Jitter Design Systeme sind obligatorisch fu¨r solche Anwendungen,
bei denen Time-Jitter von weniger als zehn picosends erforderlich ist. Design-Schema und
Fehleranalyse sowie Mess-Ergebnisse sind in der Arbeit vorgestellt.
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Chapter 1
Introduction
Silicon Photomultipliers (SiPMs) are novel kind of silicon photon detectors. They have several
advantages over conventional photomultipliers such as small size and insensitivity to magnetic fields.
Moreover, their excellent photon resolving capabilities and timing performance make them a better
solid state photon detector than avalanche photodiodes (APDs). In this chapter, the basic operation
principle of SiPMs and their main characteristic specifications will be introduced.
1.1 Introduction to Silicon Photomultipliers (SiPMs)
A silicon photomultiplier device is a silicon pixel array which is composed of hundreds of identical
pixels. Each pixel consists of an avalanche photodiode (APD) and an quenching resistor in series as
illustrated in Figure 1.1. The APDs are biased above the breakdown voltage and thus operated in the
so-called Geiger mode, in which the avalanche multiplication process cannot be stopped automatically.
The quenching resistor provides a local negative feedback to the pixel diode. The large avalanche
current will cause a significant voltage drop on the resistor thus reducing the total bias voltage across
the resistor. Once it goes back to the breakdown voltage, the avalanche will be quenched; the pixel will
then recover to the initial state and be ready for another avalanche process. The device usually has a
surface size of several mm2 and the pixel to pixel distance (pitch) is normally tens of microns. Figure
1.2 shows a picture of a typical SiPM product from Hamamatsu, Japan [1]. The polysilicon quenching
resistor can be clearly seen on the picture; it is usually fabricated on top of the silicon die and close
Fig. 1.1: Sketch of a SiPM pixel array Fig. 1.2: Photo of Hamamatsu MPPC [1].
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Fig. 1.3: Typical APD doping profile Fig. 1.4: SiPM pixel operating sketch
to the edge of the APD senstive area. More details about the detector structures will be described in
Chapter 2.
Figure 1.3 shows a typical doping profile of an APD pixel. An n+-p-p−-p+ (or reverse type p+-n-
n−-n+) structure is formed. The diode junction is formed by n+ on p doping, which has a very high
electric field inside and is indicated as multiplication zone in the figure. Once the photon penetrates
the detector surface, an electron hole pair will be generated inside the pixel volume. The generated
carriers will drift to the multiplication zone and then trigger the Geiger mode avalanche process. The
trigger and quench process can be explained by the sketch in Figure 1.4. Before triggering, the APD is
biased at Vop in the Geiger mode operation region which is several volts above the breakdown voltage
Vbr. Once photon generated carrier triggers an avalanche event, the current inside the APD will be
increased rapidly by the carrier multiplication; the current flowing through the quenching resistor then
brings down the APD voltage back to Vbr and stops the multiplication process. A more comprehensive
detector signal analysis can be found in Chapter 2 section 2.4.2.
Due to the nature of the Geiger mode avalanche, each single pixel can be used as a binary photon
counter. The output signal of the pixel is always identical no matter how many photons are absorbed
by the APD. Since the pixels are connected in parallel, the SiPM detector can be used as a photon
counting device, if the photon number is much smaller than the pixel number and the light is spread
over the whole device. Figure 1.5 shows an oscilloscope snapshot of the SiPM output waveform. The
displayed waveforms correspond to signals of one, two, ... pixels fired at the same time. If this output
signal charge is integrated, it should yield a charge spectrum like the one shown in Figure 1.6. Here,
Fig. 1.5: SiPM output waveforms [1] Fig. 1.6: Typical SiPM photon spectrum [1]
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the x-axis shows the amount of charge (or number of photons) detected and the y-axis is the number of
recorded events. SiPM devices are proven to have a very high photon detection resolution and thus quite
efficient in photon counting. Therefore, SiPMs became relative popular in applications where an exact
information about photon number is desired. In addition, the large current signal due to the Geiger
mode avalanche leads to a very fast signal rise and promises a low timing uncertainty which typically
is in the sub-nano second range. Consequently, SiPMs are attractive photon detector candidates for
applications with precise timing pick-ups such as Time-of-Flight (ToF) measurements.
1.2 Main Specifications of SiPMs
The most important specifications of SiPMs are the gain, dark noise, crosstalk and afterpulse
as well as the photon detection efficiency (PDE).
Gain. The gain of the avalanche is defined as the ratio of the final multiplicated carrier number after
charge multiplication to the incident number of carriers. Since the photodiodes are operated in Geiger
mode, the output carrier number is always the same no matter how many carriers trigger the process.
Therefore, the incident carrier number is assumed to be one and the gain equals to the final output
carrier number. The gain times the eletron charge is the pixel output charge, which can be measured
by the distance between two neighbouring peaks in Figure 1.6. The pixel charge approximately equals
to Vov ·Cpxl (Vov is called overvoltage, it equals to Vop−Vbr; Cpxl is the APD diode capacitance). This
can be explained by looking at the charge stored by the APD before and after the avalanche which is
Vop ·Cpxl and Vbr ·Cpxl as shown in Figure 1.4. The gain measurement of the device shown in Figure 1.2
is displayed in Figure 1.7 [2]. The linearity of the plot can be explained by the relation above. However,
the avalanche and quenching process are generally more complicated, such that the exact expression for
the pixel gain has two more terms in addition to Vov · Cpxl. Details can be found in Chapter 2 section
2.4.2.
Dark Noise. Similar to the photon generated carriers, thermally irritated electron hole pairs can
also trigger Geiger pulses. These thermal pulses exist at all times since electron-hole generation and
recombination are continious processes under all temperature conditions even if the device is put in a
dark environment without any photon. These pulses are called dark noise. They are considered to be
Fig. 1.7: Gain measurement vs. bias voltage [2] Fig. 1.8: Dark noise rate vs. threshold value [3]
3
Introduction
a noise source because they are indistinguishable from normal photon induced pulses. Normally, the
dark noise can be largely reduced statistically if the incoming photon signal has a certain correlation
with some physical trigger signal. However, if the dark noise rate is too high, the output pulse will pile
up and the pedestal of the output terminal will be shifted and fluctuate with some uncertainty. This
will degrade the signal quality of the real photon signal. Details about the origin of the dark noise will
be discussed in Chapter 2 section 2.4.2. And the degradation due to pile-up effects will be examined
in Chapter 4 section 4.3.
Crosstalk. The dark noise also includes pulses corresponding to more than one pixel charge, which
from a pure statistical point of view should be nearly impossible. The reason for this phenomenon is that
the avalanche process can be propogated to the surroundings with the assistance of the crosstalk effect.
During avalanching photons can be generated from the mulplication process. These photons penetrate
into neighbouring pixels and trigger an avalanche there; the output pulse then is the combination of
all the pixels signals. Simple measurement can be carried out to quantize the crosstalk probability.
A discrminator with tunable thresholds can be used to measure the dark noise rate. By setting the
threshold to different values, the dark noise rate for multiple photons can be measured as shown in
Figure 1.8 [3] (results for two different SiPMs). The curve is similar to a step function. The ratio
between different steps can be used to determined the crosstalk probability. More details about the
crosstalk effect can be found in Chapter 2 section 2.3.5.
Afterpulse. Afterpulse is another drawback of SiPMs and usually refers to correlated pulses initi-
ated by trapped electrons after the original avalanche, i.e. pulses are caused by charge carriers which
are first captured during the avalanche by the trapping centers inside the junction area. Although they
are also indistinguishable from a real photon signal, their properties can be investigated by studying
the timing durations of two successive dark noise pulses. The release time of the captured carriers fol-
lows an exponential probability function, whose time constant can be determined by the measurement,
which will be discussed in Chapter 2 section 2.3.4.
Photon Detection Efficiency (PDE). The probability for a photon to trigger an avalanche process
is defined as photon detection efficiency. It is a very important quantity for any photon sensor and
it determines how large the loss of photon is not seen by the whole photon detection system. The PDE
is the product of three factors
PDE = gm ·QE · Ptr (1.1)
gm is called filling factor or geometry factor; it is defined as the ratio of the effective detection
area to the total detector area. Since quenching resistors and conducting metal will also need space
on the detector area, gm is always smaller than one. QE is called quantum efficienty and is defined
as the probability of carrier generation for incoming photons. Ptr is the triggering probability and
refers to the probability that a created carrier will trigger an avalanche process. Different structures
and doping patterns are studied to enhance the PDE. They will be analyzed later in Chapter 2 section
2.22.
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1.3 Outline of the Thesis
The thesis is divided into four parts. Chapter 2 will describe different SiPM structures and discuss
several key points in SiPM detector design. In addition, the physics behind all important specifications
will also be introduced. Chapter 4 and 5 will concentrate on electronics design details for two different
SiPM readout schemes, charge readout and fast timing readout. Details about two ASIC chips, i.e.
KLauS and STiC will be introduced in these two chapters. Chapter 6 is a summary of all the test
results of these two ASIC chips. In Chapter ?? the thesis is summarized.
5
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Chapter 2
Silicon Photomultipliers -
Structures and Physics
Various physical aspects of silicon photomultipliers will be investigated in this chapter. The scope
covers the evolution of these Geiger mode avalanche diodes, their structures and particular properties
such as breakdown voltage, temperature coefficient, photon detection efficiency, crosstalk, afterpulse as
well as thermal noise. A realitstic electrical model will also be introduced at the end of this chaper
which will be used later as a basis for the SiPM readout electronics design. In addition, some interesting
detector structures of Single Photon Avalanche Diodes (SPAD) will be described and compared to the
SiPM design. SPADs and SiPMs have similar working principles and basic structures. However, SPADs
are normally designed with conventional CMOS technology while SiPMs require special production
steps.
2.1 SiPM Development Overview
The invention of Geiger Mode Solid State Photon Counter dates back to the 1960s. The related
Geiger mode microplasma breakdown phenonema inside silicon was extensively investegated in different
laboratories at that time. Explicit theories were established and summirized by McIntyre from the
RCA company with a paper published in 1961 [4]. At the same time, Haitz at the Schockley Research
Laboratory [5] had experimentally proven the concept in a uniform p-n junction with bias exceeded
breakdown voltage by a few volts.
Nevertheless, it was only in the 1980s that prototypes of “modern” conventional Silicon Photomul-
tipliers were invented in Russia [6][7]. There are two difficulties in fabricating and using this kind of
device. The first difficulty is to fabricate a device with a controllable high multiplication gain. This is
because of the large breakdown voltage variation due to heterogeneities inside silicon wafers. Although
the p-n junctions are uniformly designed and the breakdown voltage is intended to be uniform over
the whole junction area, the heterogeneous spots inside the junction will always cause about 0.1-0.2V
breakdown voltage variation over the whole depletion area. Because the avalanche multiplication factor
has a very sharp dependence on the applied voltage, the avalanche will only be localized around spots
with lower breakdown voltages. Consequently, the gain of the devices is not well under control and
varies from device to device. Fortunately, this problem can be solved by using a local negative feedback,
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such as a large quenching resistor in series with the p-n junction. The sharp dependence of the multi-
plication factor will be smoothed and the breakdown voltage variation can be extensively suppressed.
The device gain can thus stay under control. The second difficulty is related to the detector application.
Since the p-n junction works as a binary counter as described in the prvious chapter, it cannot provide
any information on the incoming photon number since the reponse for single and multiple photons are
identical. The solution to this problem is to connect thousands of small Geiger mode avalanche pixels
in parallel. Hence, each single pixel instead of the the whole detecor behaves as a binary counter. The
response of the new device is now linear with the incoming photon number as long as the light is evenly
spread over the whole surface and the flux duration is much shorter than the device dead time. All
these motivations gave birth to the idea of building Geiger mode avalanche diode pixel array the using
Metal-Resistor-Semiconductor (MRS) technology [8], which involves a special resistive layer between
the conducting metal and the silicon wafer [9][10].
Fig. 2.1: Illustration of an MRS profile [11] Fig. 2.2: Improved MRS SiPM profile with SiO2 layer
Figure 2.1 illustrates the MRS SiPM profile. It has a n+-p-p+ doping structure which is quite
similar to what is displayed in Figure 1.3. However, the quenching in the MRS SiPM is realized
by a whole resistive layer instead of discrete components as introduced in last chapter. On top of
the resistive layer, there exists a semitransparent conducting metal layer for detector bias connection;
originally, the semitransparent metal layer was composed of Ti or Ni with a thickness about 0.1−0.2µm
[12][13][14]. The metal layer is covered by an antireflection coating (ARC, Si3N4). And for the resistive
layer a material with a wide energy gap and suitable conductivity is used. It consists of 5-6µm thick
silicon nitride/carbide or amorphous hydragenerated silicon deposited using the ion-plasma evaporation
process. Silicon Carbide (SiC4) is often used in red sensitive designs and Silicon Nitride (Si3N4) aims for
SiPMs sensitive to green light. The multiplication zone is located at the n+-p interface which is about
1-2µm thick. It is fabricated by first growing an epitaxy layer on top of the 300-500µm p+ substrate
and then ion-implanting the n+ [12] layer. The thin resistive layer has a very low conductivity in the
horizontal direction; therefore the impact ionization and quench process can be confined inside each
pixel junction area.
In principle, there are two major drawbacks of MRS SiPMs. The first darwback is their low pro-
duction yield. This is because of the extreamly thin resistive layer (100-200nm) that often causes
short circuits on silicon wafers. The second drawback is their low sensitivity in the UV or blue region.
This wavelength region is required by many scintillation light detection systems. The reasons for a
low blue/UV PDE(1-2% @ 480nm [12]) are three-fold: (1) The large inter-pixel distance (low filling
factor). The large distance is used to suppress crosstalk effect because of the electrical coupling effect
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on the resistive layer. (2) the non-optimized doping structure; for UV light ranging from 200-400nm
significant light absorption happens within the first 2 µm under the surface before the photons reach
the junction area and the intended photo-electron generation and drift zone (p zone in the figure); the
generated electrons are collected immediately by the metal electrods and the remaining holes are used
to trigger the avalanche; however, as will be dicussed later in section 2.3.6, holes have a much smaller
triggering efficiency(Ptr in equation 1.1) than electrons thus making the effective PDE pretty low; (3)
the opaqueness of the resistive layer to the blue/UV photons.
In the 1990s, different solutions have been proposed which can at least partially solve the problems
of MRS SiPMS. The main idea is to use SiO2 as a buffer layer between neighbouring pixels. Figure 2.2
illustrates one of several designs implementing this idea [15]. The resistive layer made of amorphous
silicon/SiC [15] (later high value polysilicon [16]) is added on top of the SiO2 layer as illustrated in the
figure. The silicon dioxide provides better decoupling than the resistive layer thus helps to enhance
the filling factor from 1% to 25%. It also works better as an insulator than the previous resistive layer
so that less short circuits occur and a high production yield is reached. This device was fabricated by
MEPhI Moscow and other examples including designs from CPTA and Obninsk, Russia, can also be
found [17][18][19].
(a) (b)
Figure 2.3: (a) Doping profile of MEPhI SiPMs (b)Picture of Hamamatsu MPPC
The next evolution step accomplished a new milestone since it completely solved the yield problem
and soon led to mass production. Vendors such as CPTA/Photonique [19],MEPhI/PULSAR [16], FBK-
IRST [20] and Hamamatsu [2] are still producing SiPMs based on this particular structure (and its
variaties). Figure 2.3 depicts its typical profile and a microscopic surface picture. As implied by the
pictures, the quenching resistor is now made of a discrete polysilicon resistor and is moved away for
the pixel sensitive area. Since the resistor is now far away from the junction, it will no longer cause
any short circuit problem. The silicon dioxide extends now over the whole surface; therefore the overall
quantum efficiency has been increased due to its transparency to blue/UV light.
Several remedies have been proposed on the basis of this structure to solve the remaining PDE prob-
lems described before for the MRS SiPM: (1) Using an optical trench to solve the filling factor/crosstalk
trade-off as proposed first by CPTA/Photonique [17] and followed up by others; the optical trenches
(SiO2) were fabricated and filled up with opique materials as illustrated in Figure 2.4. Optical crosstalk
between neighbouring pixels can been extensively diminished by this method and the inter-pixel dis-
9
Silicon Photomultipliers - Structures and Physics
tance can also be reduced. The overall device crosstalk can be decreased from 10-20% to 1-3% [18][3]
using optical trenches. It also raises the filling factor up to 60-70% [21] on account of the closer pixel
allocation; (2) Tuning the doping and junction/epitaxy thickness so as to guarantee that the avalanche
Figure 2.4: Doping profile of a MPPC from Hamamatsu, grooves are designed to reduce optical crosstalk
is always triggered mainly by electrons; this can be done either by opening the illumination window on
the back side [4][12] or by keeping the window on the top side but using inversed doping polarities e.g.
a p on n substrate [22]. Detailed explanations will be provided in section 2.3.6.
Fabrication of the high value quenching resistor O(100k - 1M) is always the cost driver for pro-
duction. Special process steps are necessary in manufacturing, thus making them not compatible with
modern CMOS technologies. Therefore, structures without resistors have been investigated. Very good
examples within various efforts come from JINR(Dubna) [14] and Semiconductor Labor Munich (HLL
Mu¨nchen) [23]. The former utilizes a special thin p+ charge channel underneath SiO2 connecting the
p-n junction to a corresponding drain terminal as demonstrated in Figure 2.5. The charge generated
during multiplication will be transfered through this p+ charge channel to the drain area such that this
special layer functions as a conventional quench resistor. The corresponding resistance is adjusted by
tuning shapes and doping concentrations of the p+ charge channel. Several pixels share one drain termi-
nal, which makes the device possibly work like a CCD if the array can be read out and reset/cleared in
a certain sequence. HLL Mu¨nchen has developed a back illuminated silicon photomultiplier integrating
a non-depleted doping volumn as a quenching path as shown in Figure 2.6. The n− doping is properly
designed such that the p+-n−-n+ in the middle forms a large junction that works as a separation for
neighbouring pixels. The non-structured p+ back side is totally open for luminance without any space
occupation from quenching resistors. Therefore, a higher filling factor is promised compared to the
conventional SiPM structure. A filling factor of 90% and a PDE of more than 60% for blue light have
Fig. 2.5: surface charge passive quench scheme Fig. 2.6: backside illuminated SiPM
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already been measured. The quenching path demands a relative high ohmic bulk with a thickness of
about 30-70µm which can be produced by either epitaxy growth or wafer bonding technology. The only
problem of this design is that the quenching resistor functions as a JFET (p+ as gate, n anodes as drain,
n+ as source) such that the instantaneous resistance of the path increases as the current decreases; due
to this the recovery time will be longer than the SiPMs using the conventional polysilicon quenching
resistors. This back illuminated structure also promises the possibility to attach the readout electron-
ics to the frontside by bump-bonding. This topology is able to preserve the high integration density
without losing any photon detection efficiency. Variants of this structure can be found in [24][25].
As a complement to the aforementioned effort, there are institutions and manufacturers who are in-
vestigating structures and technologies compatible with conventional planar/CMOS processes. Instead
of implanting the junction on an epitaxy layer with well-defined depth, a relative shallow junction is
implemented on silicon wafers. SenSL (Cork, Ireland), ST Microelectronics (Catania, Italy) and Radi-
ation Monitor Devices (RMD, USA) are among such vendors. SenSL fabricates the diode array on an
epitaxy grown p-type bulk silicon using CMOS 1.5µm technology. Each pixel has a n+-p-p+ structure
similiar to the MRS SiPMs (p is the grown epitaxy layer). The n+ area is diffused onto the substrate
and thus forms a shallow p-n junction [26]. Although the device is fabricated on an epitaxy grown
wafer like others, the thickness of the epitaxy layer is fixed and not tailored for detector performance.
Fig. 2.7: SiPM pixel profile from STM. Fig. 2.8: SPAD with shallow junction
Figure 2.7 displays the cross section of the silicon photonmultiplier pixel from ST Microelectronics
[27]. The device is fabricated on a silicon planar technology [28]. The fabrication starts with a n<100>
substrate with a p+ buried layer implanted on it. Another boron doped epitaxy is grown on the
p+ layer. The buried p+ layer helps to improve the detector timing response since it suppresses the
diffusing effect of the photo-generated carriers inside the undepleted region (will be explained in Chapter
5 section 5.1.1). A local gattering process with heavily doped POCl3 diffusion is implemented in order
to enhence the purity. Then comes the p+ enrichment diffusion, annealling, shallow n+ diffusion and
polysilicon deposition. The dark rate is about 10Hz for 100µm2 and has a quite linear relationship with
the detector area. The PDE peaks at around 600nm with 40% efficiency; an enhancement for the blue
and UV region can be achieved by reversing the doping type of p on n epitaxy [29].
Apart from the cheap cost of production, the reason to design the detector array with a conventional
CMOS technology is its compatibility with standard CMOS circuit cells. Using CMOS technologies
the readout circuit can be placed right beside the pixel diode and the information captured by the
pixel can be preserved with minimal distortion. Although silicon planar technology (CMOS) is not
able to produce deep trenches between neighbouring pixels, crosstalk effect can be suppressed by the
presence of the anxiliary circuits, which have almost the same size as the detector pixel such that
large inter-pixel distances are guaranteed. EPFL [30], TU Delft [31], Uni Milano [32], UCSD [33] and
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Philips [34] etc. have been engaged in developing this CMOS integrated pixel/readout detector; and
such detectors have been given a new name - Single Photon Avalanche Diodes (SPADs). SPADs have
almost the same working principle as SiPMs except that active circuits are used for quenching instead
of a passive resistor. In this section, the SPAD pixel structure will be emphasized; the corresponding
active quenching circuits will be discussed in section 2.2.3.2.
Fig. 2.9: Double epitaxy SPAD profile Fig. 2.10: SPAD with shallow trench isolation
Figure 2.8 shows a typical cross section of an original SPAD pixel [35][36]. The junction usually
has a shallow or medium depth and is generated by implanting or diffusing a layer of p+ doping onto a
n-well. The high field multiplication zone sits directly underneath the p+ doping. Unlike the tailored
n+-p-p−-p SiPM structure, SPADs do not have a intended drift zone for photon-generated carriers (p−
used for drift in SiPM). Photons often generate electron-hole pairs in the undepleted zone underneath
the avalanche junction as shown in the figure. These carriers will diffuse into the multiplication zone and
trigger Geiger mode avalanche. But since the diffusion constant is really slow, the timing performance
will be seriously deteriorated by these carriers. Therefore, the shallow junction between n well and the
substrate is designed to suppress the diffusion, which otherwise causes a long and slow tail in the pixel
timing spectrum.
As the development continues, the original pixel structure has been evolved into different improved
versions. Figure 2.9 shows an improved version with double epitaxy layers [37]. Another highly doped
layer is inserted between the substrate and lightly doped epitaxy to further improve the timing perfor-
mance. The idea is to further reduce the undepleted region in the n-well (between the multiplication
zone and diffusion barrier in Figure 2.8). But if the depth of n-well is too small, the effective resistance
experienced by the avalanche generated carriers (path indicated by the arrow in the Figure 2.8) will
be quite large thus reducing the output current. Therefore, a low resistive highly doped layer can be
implanted such that a high output current can still be expected. In principle, Figure 2.9 and Figure 2.7
have the same pixel doping profile except that polysilicon is used in Figure 2.7 and active quenching
circuits are used in Figure 2.9.
Figure 2.10 shows another structure using the so called Shallow Trench Isolation (STI) technique
[38]. In principle, it is the same principle as the one shown in Figure 2.4, except that the trenches
are relatively shallow. This technique is oringinally used in CMOS technology for prevention of punch-
through and latch up and is compatible with the whole fabrication process [39]. As will be explained
in section 2.2.2, pre-mature breakdown is eliminated by truncating the curved field at the edge of the
p-n junction by the shallow trench [40]. In addition, the distance between neighbouring pixels can be
extensively reduced, promising a higher filling factors. Nevertheless, STI has a huge impact on the
dark count rate because sidewall damage occurs during trench etching such that a large amount of deep
level carrier generation centers are created. The problem becomes even more significant because STI
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is located directly next to the avalanche junction. The remedy, as illustrated also in Figure 2.10, is to
use passivation p+ implants around the STI like a glove. The p+ concentration decreases gradually up
to the n-well so as to minimize the electric field for edge breakdown. The dark count rate is highly
suppressed since a very short mean free path is provided for the minority carriers generated at the p+
glove surface; this drastically reduces the probability for these carriers to enter the active area [31].
Figure 2.11 shows a typical surface microscopic photo of a SPAD array; the auxiliary quenching and
discrimination circuits can be clearly seen on the picture.
Figure 2.11: Microscopic photo of a SPAD array system surface [41]
Normally, SPAD devices have a very good timing resolution because the signal processing is imple-
mented pixel-wise, and the circuit performance degradation from large detector capacitance is avoided.
A single pixel timing resolution better than 30ps has already been reported [33]. However, SPADs
still have the problem of low filling factors, although this can be solved by using diffractive films or
micro-lenses [42]. Up to now, very low filling factor and large detector area size (due to the anxiliary
circuits) is the common problems to all SPAD devices.
2.2 Key Points in Silicon Photomultiplier Design
Design and fabrication of SiPM or SPAD device certainly involve very delicate procedures. For
simplicity, only a few points will be addressed here as they are quite useful in both understanding the
device performance and readout electronics design.
2.2.1 Avalanche Junction with Reach Through Structure (RTS)
Reach through structures are well studied structure that have been implemented oringinally in
silicon APDs because of their advantage in terms of enhancing the photon detection efficiency [43][44].
Because of this, SiPM pixels are often designed using this structure (as can be inferred from the doping
profile plots in last section). SiPMs from MEPhI [16], CPTA [45], FBK-IRST [46] and Hamamatsu
[47] are good examples. The pixel cell is normally implanted with a doping profile of n+-p-pi-p+ or
p+-n-pi-n+ as illustrated in Figure 2.4. pi reprents a very light p/n doping (almost intrinsic) with a
relative thick width compared to other heavily doped areas. Once the detector bias voltage is applied,
the depletion zone will start from the n+ region, crosses the thin p layer and ”reaches through” the
pi region finally ending in the narrow p+ area. According to studies of APD structures [43], it is still
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Figure 2.12: Doping sketch and electric field inside RTS
appropriate to model the middle part as instrisic silicon as shown in Figure 2.12, even though the p
region somehow overlaps with n+. This approximation simplifies the calculation keeping the calculated
electric field almost the same. The electric field can be analytically obtained by solving the Poisson
equation:
−d
2φi
dx2
=
ρ(x)
εs
=
1
εs
[N+D (x) +N
+
A (x)] (2.1)
Here, ρ(x) denotes the charge density as e.g. shown in Fig 2.12. The electric field can be calculated by
E = −dφi
dx
=
1
εs
·
∫
ρ(x) dx (2.2)
If the n+ and p doped regions are treated as delta functions and for the intrisic region one assumes
ρ = 0, the electric field is the one displayed in Figure 2.12. As expected, the high field locates between
the n+ and p regions. In addition, since the pi layer has a very light doping concentration, the electric
field tends to be almost flat in the pi region, which is quite ideal for a carrier drift. As soon as electrons
and holes are created by a photon within this area, electrons will be separated immediately from holes
and then tigger an avalanche inside the junction.
During the optimization stage of a SiPM design, the thickness and doping concentration of the three
p-type layers can be modified so as to meet different performance requirements. The most important
is the trade-off of the width of the avalanche zone. A higher PDE and single pixel timing resolution
requires a thicker width of the multiplication zone since it can collect more electrons right after their
creation. But a wider multiplication zone also leads to a higher dark court rate, which in turn affects
the overall performance [45]. Other optimization methods, such as tuning the depth of the avalanche
and drift zones also have impacts on photon detection efficiency, because the actual photon-generation
position has a strong dependence on the photon wavelength, i.e. photon penetration length. Thus,
different PDE requirements may lead to different doping depth [22].
2.2.2 Pre-mature Breakdown (PEB) Prevention
Pre-mature breakdown refers to a breakdown happening at junction edges before the intended
depletion zone reaches its breakdown state. This is due to the fact that the curvature at corners always
causes a higher electric field compared to the designed depletion zone. Therefore, the multiplication
will confine at the edges and cannot spread to the whole device. It is one of the most serious problems
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in SiPM/SPAD design since it prevents occurence of Geiger mode avalanche in the desired structure.
There are four popular ways of solving this problem, they are namely implementations of diffused guard
rings, virtual guard rings, floating guard rings or shallow trench isolation (STI) structures.
The diffused guard ring structure is the PEB solution originally used in 1964 by Haitz [5]. It utilizes
light doping to enclose the topmost concentration layer so as to reduce the electric field as illustrated
in Figure 2.3, 2.5 and 2.8. Examples are SiPMs from MEPhI [16], CNRS [48] and Dubna-Zekotec [14].
However, the PDE will be degraded by this structure because the photon-generated carriers will have
the possibility to drift into the guard ring thus reducing the efficient photo-electron creation probability.
Timing performance will also be affected due to this reason. In addition, the large guard ring size leads
to a low filling factor.
Figure 2.13: Scaled electric field calculated for diffusion and virtual guard rings [49], explanation see
text
An improvement is to have a so-called virtual guard ring structure as illustrated in Figure 2.9
with n+ extending several microns over the p+ doping border. Figure 2.13 shows a simulated electric
field (scaled) of virtual guard rings with different extension size as well as its comparision to the
diffused guard ring. The position “-1” shows an edge electric field twice as large as the center of the
depletion zone thus indicating no premature prevention. Position “1” and “0” has perfect PEBs except
that the latter has a larger effective area. In addition, the virtual guard ring also has a much broader
multiplication zone compared to a diffusion ring of the same size. This structure was originally invented
for commercial CMOS SPAD [37] in order to embed another epitaxy layer under the p-well in Figure
2.9 as a virtual guard ring is vertically much thinner than a diffussed guard ring. This PEB approach
has been implemented in many CMOS or CMOS compatible planar technology SPADs such as the
ones from SenSL [26] and ST Microelectronics [28] (Figure 2.7). Meanwhile, back-illuminated SiPM
designed by HLL Mu¨nchen (Figure 2.6) also uses this method.
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Figure 2.14: Floating guard ring structure to prevent premature edge breakdown
The EPFL SPAD group has proposed a structure with floating gate PEB control [50], which is
shown in Figure 2.14. The multiplication zone is located beneath the p-tub. A negative voltage can
be applied to the two gates beside the p-tub so as to reduce the electric field strength at the p-tub
borders and also somehow extend the effective area toward the two small p-tubs outside. Although
this technology is compatible with the whole CMOS production process, it still violates several design
rules. In addition, the area occupied by the extra peripheral control will lead to a reduction of the
filling factor.
The most popular PEB prevention structure is to use trenches to separate pixels. It can be deep
trenches used by CPTA [21] and Hamamatsu [47] or shallow trenches used in SPAD devices [31][38].
The trench truncates the junction edge such that the edge effect is removed automatically. This method
not only leads to a very high filling factor but also reduces the cross talk probability substantially.
2.2.3 Quench Circuits
As already mentioned before, there are two ways of providing negative feedback to each avalanche
pixel, namely passive and active quenching circuits. Passive quenching simply connects the pixel
through a large resistor to the high voltage bias. Once photon generated carriers initiate impact
ionization inside the pixel, the voltage drop across the resistor due to the large avalache current will
reduce the bias voltage back to breakdown voltage, such that the pixel can return to the quicscent
state. Active quenching uses active circuits to control the pixel bias voltage, and its response is quite
fast compared to the passive method; it has quite a few advantages with respect to the passive methods
but the control unit takes up more space on the detector surface thus decreasing the filling factor.
Furthermore, the control circuits are usually built by gate circuits so that it can only be implemented
in detectors made of standard CMOS technologies.
2.2.3.1 Passive Quench Circuit (PQC)
The most important point concerning passive quenching is to determine the minimum value of
the passive resistor or the maximum overvoltage that can be applied. In principle, the method takes
advantage of the statistical nature of the avalanche process. The multiplication process can be switched
off as long as the amount of carriers generated per unit time is small enough such that the avalanche
cannot continue due to the lattice collisions etc. The current inside the avalanche pixel has a shape
illustrated in Figure 2.15. It increases to a very large current at the moment of the avalache and then
slowly decreases to a final state current If (Detailed explaination in section 2.4). The correct choice of
the quenching resistor value is done by setting a proper final current value which guarantees that the
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amount of carriers generated per unit time is too small to sustain the impact ionization process. The
final current value is determined roughly by If = Vov/Rq. Here, Vov denotes the overvoltage and Rq
is the quench resistor. Studies [5] show that the impact ionization process will be turned off once If is
below a certain threshold value. Actually, there exists no sharp definition of this threshold value, but
only a probability distribution for quenching as a function of the current. Haitz concluded that for If
less than 100µA the microplasma phenomenon tends to stop at some point, but the exact quenching
time is uncertain with a large jitter if If is really close to 100µA. A higher If also leads to higher
power consumption since it also takes more time for the avalanche to switch off. Thus, as a rule of
thumb, Cova et al. [51] have proposed 20µA as a practicle and safe threshold value. This value amounts
to 50kΩ/V, which means the maximum safety overvoltage to be applied should be about Rq/50k(V ).
This criterion is quite valuable, since it indicates the maximum dectector operation voltage, e.g. for a
Hamamatsu MPPC with Rq ≈ 200kΩ, the maximum Vov is about 4V. If the overvoltage is too high or
Rq is too small, the device will either be thermally damaged or remain at a steady current state just
like a forward biased diode. More details about PQC and its impact on waveforms will be discussed in
section 2.4.
Figure 2.15: Waveform of an Active/Passive quench Figure 2.16: Passive quench with a transistor [52]
MOSFETs biased in the triode region can also be used as quench resistors [53]; this is used in some
SPAD devices as shown in Figure 2.16. The PMOS gate is connected to GND to maximize the gate
source voltage and to gurantee the triode mode operation. Generally speaking, the idea is to utilize
the gate voltage to control the channel width beneath the oxide layer so as to modulate the channel
resistance of the MOSFET. It is quite similar to the one used in the so-called back illuminated SiPMs
designed by the HLL Mu¨nchen (Figure 2.6) except that a JFET is formed there below the avalanche
diode. Certainly, avoidance of polysilicon for quenching resistors not only improves the filling factor
but also simplifies the fabrication. However, the effective resistance of the charge channel also depends
on the current amount flowing through; and it is quite normal in this case to observe relative long tails
in the pixel recovery stage, i.e. longer dead time.
2.2.3.2 Active Quench Circuit (AQC)
The idea of the active quenching is to have active circuits to reset the voltage bias condition as
soon as the signal is readout and information is stored. The simplest one is to have a transistor in
parallel to the quenching MOSFET as marked red in Figure 2.16 [54]. The gate terminal of the active
17
Silicon Photomultipliers - Structures and Physics
quenching transistor is controlled by a pulse which is a delayed copy of the output digital signal so
that the detector cathod can be reset to initial VDD value much faster than it is reached in case of the
passive quenching illustrated in Figure 2.15. Since the reset circuit requires special transistor libraries,
this method is often used in deep sub-micron CMOS technology based SPAD array designs because
of the availability of well-designed digital CMOS libraries. Different active quench circuits have been
explored extensively; examples can be found in [51][55].
Figure 2.17: Comparision of SPAD timing performance for PQC and AQC [51]
Active quenching is more prominent than passive quenching in terms of pixel signal timing because
the diode pixel has a much smaller dead time and all pile up effects from dark pulses or high rate
incoming signals can be suppressed. Cova et al. [51] reported the comparision of the SPAD timing
performance for the two methods; the results are given in Figure 2.17 which shows the FWHM of
timing spectra recorded for different light pulse frequencies. Almost no pile up effects can be observed
for the AQC circuit, while for the PQC circuit the resolution clearly degrades for large count rates. A
long reset pulse also has a positive impact for after-pulse and thermal noise effects since the after-pulse
probability is proportional to the square of the overvoltage. Reducing the overvoltage by the reset pulse
leads to a low probability for field assisted tunnelling in dark count generation as will be described in
more details in section 2.3.3 and 2.3.4.
2.3 Performance of Silicon Photomultipliers
The most important figures of merit of Silicon Photomultipliers are their photon detection efficiency
(PDE), dark count rate (DCR), single photon timing resolution (SPTR), after-pulse and cross-talk
probability as well as their temperature coefficient. In this section, the physics background of these
aspects will be reviewed with the exception of the single photon timing resolution, which will be revisited
in Chapter 5.
2.3.1 Breakdown Voltage and Temperature Dependence
The breakdown voltage of a p-n junction is related to the doping concentration and profile as well
as temperature. It can be determined by the ionization coefficient of electrons and holes in the avalache
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process.
The deriviation of the breakdown voltage can be started from the simple breakdown condition [56]
∫ W (v)
0
α(v)dx = 1 (2.3)
Here, α is the effective ionization coefficient (defined as number of electron-hole pairs generated per unit
length), which combines both electron and hole effects [57] and W is the junction width. Both W and
α are dependent on the overall bias voltage v. Therefore, Equation 2.3 sets a criterion on the minimum
voltage, i.e. the breakdown voltage, that can sustain the impact ionization process. In the case of a
one-sided abrupt p-n junction with light doping on one side while the other side can be approximated
as a delta function, if the temperature effect is neglected, the breakdown voltage is [56]
Vbr =
sE
2
m
2qN
(2.4)
Here s is the silicon dielectric constant, Em is the maximum field inside the junction and N is the
doping concentration for the lightly doped side. Actually, although the pixel diode might not fulfill
the assumption of a one-sided junction, qualitatively speaking, the breakdown voltage is still roughly
inverse proportional to the doping concentration.
Solving the temperature depedence of the breakdown voltage is a rather complicated process. Qual-
itatively, it can be explained by optical phonons inside the lattice. Phonons are quanta of lattice
vibrations. The higher the temperature, the more the vibration. The mean free path of carriers will
thus decrease with temperature, thus accumulating less kinetic energy inbetweeen two collisions. Hence,
a higher electric field, i.e. a higher voltage is required to initiate breakdown under higher ambient tem-
perature.
Of the two parameters in equation 2.3, only the ionization coefficient α(v) is temperature dependent;
α(v) is expected to be related to:
α ∼ C(T ) · exp[−p(T )/E] (2.5)
where C(T ) and p(T ) are coefficients determined by fits to experimental data depending on the ambient
temperature T. According to equation 2.3 and 2.5, solving dVbr/dT can be reformulated as solving
dC/dT and dp/dT since the electric field does not change with respect to temperature. Baraff [58]
has proven that the ionization coefficient is related to three parameters: the carrier free mean path λ,
the ionization threshold energy Ei and the average energy loss in a collision Er. Sze [59] et al. have
provided an empirical formula describing the relation of α to these three parameters; this was proven
experimentally later with data from different doping profiles [60]. The product of α and λ follows an
exponential function of Er, Ei and λ, which can be expressed as
α · λ = f(Ei, Er, λ) (2.6)
Since the temperature dependence of Er, Ei and λ can be easily determined by experiments, dC/dT
and dp/dT can be calculated using Equation 2.5 and 2.6. Once dC/dT and dp/dT are known, the
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relative temperature coefficient of Vbr can be calculated again using Equation 2.3. The result is [61]
1
Vbr
dVbr
dT
=
2
1 + g + p ·
√
s
2Nq
· [(g + p ·
√
s
2Nq
) · γ − ψ] (2.7)
where g is a constant related to doping structure, which equals to 0.63 for an abrupt p-n junction.
γ = dC/dT and ψ = dp/dT are the relative temperature coefficients for C and p in equation 2.5;
they can be considered to be constant. Equation 2.7 results in a quasi exponential relation between
the breakdown voltage and the temperature, as the right hand side can nearly be treated as constant
except for p(T ). Figure 2.18 shows several theoretical cruves of the breakdown voltage dependence on
Figure 2.18: Vbr vs. T for different dopingi profile
[56] Figure 2.19: Vbr vs. T for an IRST SiPM[62]
temperature which look quite similar to the curve measured with FBK-IRST SiPMs from cryogenic
to room temperature in Figure 2.19. Equation 2.7 and the plots above are of great importance since
they have revealed the fact that there is no linear relation between Vbr and T ; however, in a small
temperature range (200-300K) and for a smooth curvature, e.g. for Hamamatsu MPPCs [63], a linear
approximation of this exponential dependence is possible. SiPMs from FBK-IRST have been measured
to have a slope of about 80mV/K; for MPPCs from Hamamatsu the value is about 50mV/K.
2.3.2 Dynamic Range and Saturation Effects
The response of silicon photomultipliers to an incoming photon flux obeys an exponential relation
rather than a linear dependency due to the limited pixel number. The analysis can be separated
into two steps: first calculate the total number of pixel-firing photons using a PDE related binominal
probability function and then allocate the fired photons into all available pixels. The problem itself can
be simplified by counting how many pixels contain at least one fired photon. Similar to the occupancy
problem of Urn Models [64], the average number of fired pixels and its variance [65] for n photons on
m pixels can be expressed as a function of the photon detection efficiency ξ
N¯ = m[1− (1− 1m )n · ξ ] (2.8)
σN¯2 = m(m− 1)(1− 2m )n·ξ +m(1− 1m )n·ξ −m2(1− 1m )2(n·ξ) (2.9)
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If m approaches infinity, using the relation lim
x→∞(1 +
1
x )
x = e, the above equations transform into
N¯ = m[1− exp(−n · ξm )] (2.10)
σN¯2 = m · exp(−n · ξm ) · [1− exp(−n · ξm )] (2.11)
Since the pixel number is usually very large, normally more than 100, it is always a good approximation
to use the above response relation. It is thus clear that the average number of fired pixels is not linear
with the number of incoming photons but follows an exponential relation, for a high intensity photon
flux, i.e. SiPMs will suffer from saturation effects. Figure 2.20 shows a SiPM response curve with its
Figure 2.20: SiPM dynamic range and variance [16]
photon resolving variance. According to equation 2.10, assuming ξ ∼ 20%, SiPMs can keep a linear
response up to 0.5 photon per pixel with an error of 5%.
Actually, the average and variance in equation 2.10 and 2.11 suggest that under the large pixel
number approximation the number of fired pixels simply obeys Binomial Statistics, with a hitting
probability p0 = 1− exp(−n · ξ/m). The probability function is
P (N) =
(
m
N
)
· [1− exp(−n · ξ
m
)]N · [exp(n · ξ
m
)]m−N (2.12)
Following the binomial nature of photon detection, different methods can be invented to extend the
dynamic range without increasing the total pixel number [66]. If special microlens are designed such that
a few pixels in the SiPM array have more probability to be fired than others, according to the binomial
firing probability
∑n
i=1 p0,i, the dynamic range will be extended and the variance
∑n
i=1 p0,i(1 − p0,i)
will be decreased.
Since the pixel number is large and n  m, the probability function 2.12 can be further approxi-
mated by a Poisson Distribution, with the Poisson parameter λp = n · ξ/m:
P (N) = exp(−n · ξ
m
)(
n · ξ
m
)N/(N !) (2.13)
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Figure 2.21: Single photon spectrums for SiPM with low crosstalk (left) and high crosstalk(right)[67]
This distribution function is often used to analyze SiPM single photon spectra (SPS) for which only
several pixels have been fired. The spectra are a convolution of a Poisson distribution with several
Gaussian peaks. Using a Poisson distribution is a quite accurate ansatz for SiPMs with low crosstalk
and after-pulse effects; however, a higher crosstalk probability will make the spectrum more complicated
as illustrated in Figure 2.21 [67]. In addition, for such measurements the incoming light pulse width
should be relatively short compared to the recovery time of the detector so that all pixels are fired only
once per light flash.
For a light pulse duration of the order of the recovery time, like e.g. light pulses from scintillation
fibers with an exponential decay constant, the response is totally different. In such cases, the effective
dynamic range can be extended according to the longer pulse width, since the pixels are already
recovered when the later photons arrive. More complicated formulars including after-pulse and crosstalk
effects as well as slow light pulse response can be found in [68].
2.3.3 Dark Noise
Dark noise is the limiting factor for low level photon detection because all noise generated carri-
ers will also trigger Geiger mode avalanche pulses which are indistinguishable from photon-generated
signals. If the noise rate is too high and the average time interval between two successive dark pulses
are comparable to the pixel recovery time, pile-up effects will start to affect the pedestal of the DC
coupled readout chain. The fluctuations of the pedestal can also be regarded as noise signal which sets
the lowest signal processing limit. There are two mechanisms responsible for dark noise: band-to-band
trap assisted thermal transistion and field assisted tunneling. Only one of them, i.e. the band-to-band
transistion, is tightly related to ambient temperature.
Relatively speaking, it is quite improbable to induce carrier generation directly from the valence
band into the conduction band in silicon even at high temperatures. The more probable way is a
trap-assisted generation. In the thermal equilibrium, electrons and holes are continuously captured
and released by trap centers as illustrated by the first two events in Figure 2.22. Since the capture and
release are stochasitic processes, there exists the possibility that electrons or holes will transit from
band to band. If the electron is first captured and soon after another hole is captured in this trap, the
electron undergoes a transistion from the conduction to the valence band. Or a hole is first released from
the trap and the remaining electron emitted into the conduction band, thus making the hole undergo
a transistion from the valence to the conduction band. These two processes are illustrated as the last
two events in Figure 2.22. The happening rate of these transitions is described by Shockley-Read-Hall
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Figure 2.22: Capture and emission of electrons and holes by trap centers
(SRH) theory [56] with the formular
Gs =
n2i − n · p
τe0 · (p+ ni · exp[−(Et − E0)/kT ]) + τh0 · (n+ ni · exp[(Et − E0)/kT ]) (2.14)
the Et is the trap energy level and E0 is the Fermi level for intrinsic silicon; τe0 and τh0 are characteristic
time constants of capture and release processes for electrons and holes; they are given by [56]
τe0,h0 =
1
σe0,h0 ·Nt ·
√
m∗
3kT
(2.15)
Nt is the trapping center concentration, m∗ is the effective mass of the charge carriers and σe0,h0 is the
capture cross section. In the depletion region p, n  ni and if further defining τg = τe0 · exp[−(Et −
E0)/kT ] + τh0 · exp[(Et − E0)/kT ] one gets
Gs =
ni
τg
(2.16)
Normally, the characteristic time τe0,h0 can be reduced by the factor 1/(1 + Γ) due to the existance of
a high electric field with Γ ∝ E · exp(−E2) [69]. Equation 2.16 implies a linear relation of Gs with the
trapping center concentration Nt due to equation 2.15 which in view of the above considerations seems
quite reasonable. The dark noise rate due to Shockley-Read-Hall effect is then simply given by
Ns = Gs · Ptr (2.17)
where Ptr denotes the avalanche triggering probability in Equation 1.1. For the silicon intrinsic carrier
concentration, one gets ni ∝ T 3/2 · exp(−Eg/2kT ) where Eg is the bandgap between valance and
Figure 2.23: Field assisted tunnelling for a high electric field
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conduction band. In addition, according to equation 2.15 τg ∝ T−1/2. Therefore, the noise rate is
Ns ∝ T 2 · exp(−Eg/2kT ) (2.18)
The T2 term implies a very strong dependence on the temperature. That’s the reason why the SRH
noise is the dominant dark noise source at room temperature.
Field assisted tunnelling is another important dark noise source besides the trap-assisted transistion.
It refers to band to band carrier transistions in the presence of a high electric field. The barrier width
between valence and conduction band is Eg/2qE. If the electric field E is increased, the barrier width
gets narrower and the carriers finally have the chance to tunnel to the conduction band. The carrier
tunneling probability through a triangel barrier; as illustrated in Figure 2.23, can be calculated using
quantum mechanics [70] yielding a tunneling noise rate of
Gt = D · Vr · exp(−pi
2
√
m∗E3/2g√
2qhEm
) (2.19)
here, D is a constant, Vr is the junction reverse bias voltage and Em is the maximum field inside the
junction. The dark nosie rate is again
Nt = Gt · Ptr (2.20)
The field assisted tunneling dark noise has little dependence on the ambient temperature; the minor
dependence is due to the temperature dependence of the bandgap Eg. The tunneling effect sets the
lowest dark noise limit for cryogenic systems in which thermally initiated noise is eliminated by cooling.
Another indirect relation to temperature is that if the bias voltage is kept constant, the change of the
breakdown voltage will lead to a higher Ptr which is proportional to overvoltage Vov.
Figure 2.24 shows a dark rate meansurement of FBK-IRST SiPMs at different temperatures [62].
Trap assisted noise is found to be the dominant one at room temperature, marked as (a) in the Figure.
Decreasing the temperature by 100 degrees will reduce the dark counts by three orders of magnitude.
However, a further reduction of the temperature has a smaller influence on the noise as the tunnelling
effect (marked (b)) then dominates the dark noise. At even lower temperature, the electrons starts
to be frozen out so that a further decrease is observed (marked (c)). Similar results have also been
obtained for Hamamatsu MPPCs [63].
Figure 2.25 shows a dark count measurement of a Hamamatsu MPPC 1× 1mm2 device at different
overvoltage conditions. A linear relation is observed at low overvoltage values; this can be explained by
the triggering probability Ptr, which is proportional to the overvoltage. At high voltages, afterpulsing
and crosstalk start to take effect as their occurance probability is proportional to V 2ov [71].
Last but not least, the dark noise rate scales linearly with the detector area. This is because at room
temperature the dominant trap assisted noise rate Gs is proportional to the number of trapping centers
and the impurity density remains constant; this has been shown for SiPMs from e.g. STMicroelectronics,
which are reported to have a perfect area scaling relation [72].
2.3.4 After-pulse Effect
The after-pulse effect is another important noise source polluting output signals. It is related to the
impurity centers inside the silicon wafer. Electrons and holes generated in the avalanche process will be
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Fig. 2.24: SiPM dark rate vs. temperature [62] Fig. 2.25: MPPC dark rate vs. overvoltage [2]
trapped by all the impurities (trapping centers) deep inside the forbidden band and then released later
with a characteristic time constant. Since this time constant is relatively long compared to the avalanche
time, the carrier is often released after the pixel has returned to its quiescent state. The released carrier
might trigger a secondary avalanche called ”after-pulse”. The characteristic time constant is determined
by the energy levels of the trapping centers within the gap; the after-pulse probability can be described
by [73]:
Pap = Pc · exp−(t/τa)
τa
· Ptr (2.21)
where Pc stands for the trap capture prabability; Pc is proportional to the carrier flux during the
avalanche, the bias overvoltage Vov) as well as the impurity density. τa is the trap lifetime, it depends
totally on the trap energy level position. Ptr stands as before for the pixel triggering probability. Since
the triggering probability also depends linearly on the bias overvoltage Vov, the after-pulse probability
Pap is proportional to V 2ov. Due to this special relation, after-pulsing can be suppressed by keeping the
Fig. 2.26: Pulse time interval for CPTA SiPMs [46] Fig. 2.27: T dependence of the trap lifetime [73]
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reverse bias voltage after each breakdown shortly below the breakdown voltage using an active quench
circuit. As a trade-off this can, however, increase the detector dead time.
The after-pulse release constant can be measured using standard waveform analysis. The time
interval between two successive pulses can be used to analyze the afterpulse time constant. Figure 2.26
shows the result for CPTA SiPMs [3]. A fit using two exponentials can be used to describe the data,
where the longer time constant corresponds to the poisson statistics of dark noise and the shorter one is
the after-pulse time constant. It is quite clear from the plot that the after-pulse phenomenon happens
during the first 500ns. In contrast, Hamamatsu MPPCs have a faster constant of about 15ns [74], for
ST Microelectronics it is about 200ns [75] and for FBK-IRST one measures afterpulses within first 50ns
[46]. Different values from different manufacturers imply that after-pulsing due to impurity is really
sensitive to the detector structure and fabrication process.
It should be noted that the decay constant (trap lifetime) itself is also temperature dependent, i.e.
τa ∝ exp(−EA/kT ) (EA is the activation energy). Figure 2.27 displays results measured for different
shallow junction SPADs [32]; the same behaviour has been confirmed by studies from Hamamatsu at
cryogenic temperatures [63].
2.3.5 Optical Crosstalk
Optical crosstalk is another unwanted side effect for Silicon Photomultipliers. Adjacent pixels are
triggered due to the emission of optical photons during impact ionization. Figure 2.28 shows a picture
of photon emission from SiPM samples produced by HLL Mu¨nchen [76]. Red spots in the figure
indicate suspicious pixels with substantial photon emission. The exact physical reason for the photon
emission during the avalanche process is still under study. Possible explainations are recombination,
bremsstrahlung and intraband transistions [77] or a combination of all these effects. Photon emission
spectra from various devices differ significantly [78]. As a rule of thumb, Lacaita et al. estimated the
photon emission probability to be about 3× 10−5 per avalanche carrier [79].
Since the photon is emitted during an avalanche, it still needs a coupling path to trigger neighbouring
pixels. The photon can propagate either through a direct optical path or can be reflected via the silicon
bulk as illustrated in Figure 2.29. The direct path can be decoupled by putting an opaque trench in
between as shown in Figure 2.4. By doing this a prominent reduction of the crosstalk from 20%− 30%
to 1%− 2% has been observed[18].
Another important optical crosstalk mechanism is backside reflection as illustrated by Figure 2.29.
Photons bounce off the backside of the bulk and trigger the avalanche process in the neighbouring pixels.
This indirect coupling is measured to be quite remarkable. Ingargiola et al. have reported 10-20% more
crosstalk events with a mirror placed at the backside of the device, which proves that reflection off the
backside of a SiPM is one of the dominant coupling mechanisms [78]. Since the avalanche junction is
Fig. 2.28: Photon emission at room temperature[76] Fig. 2.29: Crosstalk due to reflections [78]
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always quite close to the top surface, coupling via reflection off the top is quite impossible. However,
degradations might arise from the fact that the photons leaving the detector can possibly be reflected
on another flat surface, for example, an adjacent scintillator. Measurements with and without a mirror
in front of the detector surface have been performed [80]. They reveal a prominent increase in the
crosstalk rate, which indicates that the top surface crosstalk might become dominant in some special
applications.
2.3.6 Photon Detection Efficiency (PDE)
The overall photon detection efficiency for a photon sensor is determined by three parameters as
given in equation 2.22 below (which is the same as equation 1.1). They are the geometrical filling factor
gm, the internal pixel quantum efficiency QE and the triggering probability Ptr:
PDE = gm ·QE · Ptr (2.22)
The geometrical filling factor describes the ratio of the effective active detection area with respect
to the whole detector surface. Since the pixel quantum efficiency QE and the triggering probability Ptr
can be designed to be close to unity, gm becomes the most important parameter for device optimiza-
tion. The filling factor is normally around 25%− 70% depending on the pixel and pitch layout scheme.
Dead area consumption results from the pixel-wise passive quench elements and the bias voltage metal
conductance as well as optical trenches or guard ring structures for premature edge breakdown preven-
tion. Crosstalk-blocking optical trenches inherently prevent premature edge breakdown but with a size
much smaller than the diffusion guard rings so that they are quite ideal to increase the filling factor.
As already mentioned in section 2.1 SiPMs from HLL Mu¨chen are good examples for an improved PDE
due to an enhanced filling factor achieved by a hexagonal pixel shape and a back illuminated entrance
window (see Figure 2.30).
Figure 2.30: Hexagon shape of SiPMI [81] Figure 2.31: Quarter λ ARC
The quantum efficiency describs the probability that a photon can be converted to an electron-hole
pair. This parameter is wave-length dependent. For the quantum efficiency, two factors are important,
one is the transmittance of the entrance window, the other is the internal pixel quantum efficiency.
The entrance transmittance can be enhanced by using an anti-reflective coating (ARC) layer of quarter
wave-length thickness above the silicon layer as shown in Figure 2.31. Such a reflective coating has been
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Fig. 2.32: Absorbtion coefficient vs. γ energy [56] Fig. 2.33: PDE measurements for 3 SiPMs [3]
used by Saveliev for CPTA/Photonique SiPM prototypes [82]. A thin layer of λ/4 SiO2 is grooved on
top of the Si layer; since SiO2 is also transparent to UV light, a PDE enhancement for this wavelength
region can be observed.
The quantum efficiency can be expressed as [19]
QE(x) = P0(1−R)exp(−αx) (2.23)
where α is the so-called absorption coefficient, P0 is a normalization factor and R the reflectance of
the entrance window at normal incidence; note that α is wavelength dependent. Figure 2.32 shows the
measured absorption coefficient for silicon with incident photon energies from 1 to 10eV . For higher
photon energies one clearly observes a higher absorbtion coefficient, thus the photon-electron generation
tends to happen closer to the detector surface. For example, for λ = 400nm, 90% of the photons will
be absorbed within the first 400nm.
The generated electron-hole pairs still suffer from carrier recombination before they drift or diffuse
into the avalanche zone. However, only the fully-depleted junction is effective in photon induced pair
production because in the undepleted region the carriers have a larger probability to recombine. In a
n+-p-pi-p+ structure, light with long wavelength produces carriers beyond the pi region and thus suffers
Fig. 2.34: Triggering probability inside SiPM [22] Fig. 2.35: Profile of a Buried Junction SiPM [22]
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from low QE as shown in Figure 2.33.
Electrons have almost twice the triggering probability as holes and the total trigger efficiency changes
with the location eletron-hole pair generation. Figure 2.34 shows the total triggering probability inside a
n+-p-pi-p+ structure SiPM. The electron triggering probability is denoted as Pe and the hole triggering
probability is Ph. The total triggering probability Ptr is the combination of Pe and Ph (Ptr = Pe +
Ph − PePh). For photons with short wavelength,e.g. UV photons, carrier generation usually happens
close to the surface (< 100nm). As the junction depth for p-pi-n structure SiPM locates from 0.3-1µm
under the surface[3], the electrons will be collected by the anode immediately, while, holes will drift
into the multiplication zone. Since only holes trigger the avalanche, Ptr = PhM , which is the maximum
of the hole triggering probability and is still smaller the combined triggering probability in the high
field region. For relative long wavelength,e.g. green, the carriers are created deep inside silicon. In
this case, electrons trigger the avalanche yielding a higher value. The small triggering probability PhM
explains the decrease of PDE in the short wavelength region in Figure 2.33.
Nevertheless, since the light coming from a scintillator is often in the blue and UV region, special
treatment of the conventional silicon photomultiplier structure is necessary. Thinning the n+ width
and doping with low concentration helps to increase the internal quantum efficiency due to fewer
recombinations. Thining the high electric field and doping the large p with higher concentration gives
a higher Ptr. In addition, inversion of the doping type, i.e. use of p-on-n dopings, can also yield a
significant increase in the PDE for blue and UV light. As in this case most carriers are produced at the
high Ptr region. However, the quantum efficiency is lowered to a large extent by the not fully depleted
p+ region on top of the junction area (similar to the UV photon absorbed region in Figure 2.34) due
to recombination.
A better solution is provided by C. Pimonte in IRST, Trento [22], which also uses a p-on-n structure.
The simplified profile is shown in Figure 2.35. The junction is fabricated about 3µm underneath the
surface which is much deeper than others. Therefore electrons will become the dominant triggering
carrier for all interesting wavelengths. In order to reduce the carrier recombination, the non-fully
depleted UV absorbed region in Figure 2.34 is further replaced by a pi region. The fabrication of such
buried junction starts with 3µm n-epitaxy layer. Then follows a Phosphorous implantation of energy
1MeV with medium dose to form the junction. Finally a Boron implatation of energy 300keV with
low dose is used to form the p+ side of the juntion. Details of such design can be found in [22].
2.4 Electrical Model for Silicon Photomultipliers
All electronics readout optimization relies on the electrical performance of silicon photomultipliers.
Although SiPMs have similar structure and doping profiles, there exists no universal electrical model
for all SiPM types because different designs have different parasitic effects. For example, the back-
illuminated SiPMs from HLL Mu¨nchen in Figure 2.6 uses a junction FET as a quench element which
is different from the polysilicon passive quench method. So is the case for the JINR (Dubna) design
with the special surface discharge path as illustrated in Figure 2.5. Since a n-p-pi-p+/p-n-pi-n+ junction
with polysilicon passive quench resistor is a quite conventional and popular stucture for SiPMs on the
market, an electrical model for this SiPM type is provided in this section and will be used as a basis
for electronics optimization in later chapters.
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2.4.1 Electrical Model and Parameter Mesurements
Fig. 2.36: SiPM electrical model Fig. 2.37: Pixel surface of a Hamamatsu MPPC
The components inside the box in Figure 2.36 represents the extracted elctrical model for conven-
tional silicon photomultipliers displayed together with the ancillary components outside (Rbias and
Cbias for high voltage biasing and Rex for the voltage output). The single pixel model was first in-
vented by S. Cova et al. [51] and later extended to matrix by F. Corsi et al [83]. The detector pixel
is represented by the capacitor Cpxl together with a DC voltage source Vbr modeling the breakdown
voltage, a resistor Rd modeling the space charge effect during avalanche and the substrate resistance
and a switch controlling the avalanche time of the pixel. The quench resistor is represented by the
element Rq in the schematic and Cq is the parasitic capacitance related to the polysilicon layout as
illustrated in Figure 2.37. Suppose the total pixel number is N, other parallel connected untriggered
pixels are grouped into components Cd = (N − 1)Cpxl, R∗q = Rq/(N − 1) and C∗q = (N − 1)Cq. The
capacitor Cs models the stray capacitance between the bias line conducting metal in Figure 2.37 and
the silicon substrate, which is proportional to the total detector area.
F. Corsi et al. have proposed a method to measure all the circuit components using LCR meters
[83]; this method has been user extensively later [84][85] to study the electrical performance of SiPMs.
All parameters except the space charge effect resistance Rq can be extracted by various measurements.
The breakdown voltage Vbr can be determined by fitting the detector DC I-V characteristic curve; and
the quench resistor can be measured by forward biasing all the diodes; the measured resistance then
equals Rq/N . The three remaining parameters Cpxl, Cq and Cs can be evaluated by measuring the
pixel charge Qpxl as well as the capacitance Cm and conductance Gm of the detector at a particular
frequency when it is biased close to the breakdown voltage.
Qpxl ≈ (Cpxl + Cq) · Vov (2.24)
where Vov is the bias overvoltage. The calculated Cpxl + Cq can be used together with Cm and Gm to
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determine Cpxl and Cs [83]:
Cpxl =
√
1 + ω2(Cpxl + Cq)2R2q
ω2 ·N ·Rq ·Gm (2.25)
Cs = Cm −N · Cpxl + ω
2C2pxlR
2
q ·N · (Cpxl + Cq)
1 + ω2R2q(Cpxl + Cq)
2 (2.26)
Here, ω is the radial frequency for the Cm and Gm measurement. The charge effect resistance cannot
be precisely extracted by measurement. Nevertheless, a value of kΩ has been proposed by S. Cova et
al. [51]
2.4.2 Waveform Analysis and Model Simplification
Figure 2.38: Circuit for decay constant calculation: AC model (left) and simplified model (right)
A comprehensive waveform analysis of Figure 2.36 can be obtained by solving a complex differential
equation array. However, the complicated math will overwhelm the direct insight of the circuit itself.
Therefore, simplified model is used in this section to evaluate waveforms of all the improtant circuit
nodes.
At the moment of closing the switch, the voltage at node X equals to Vbias and the voltage at
output terminal equals to zero. Thus, the transient current flowing through Rd at this particular
moment is Vov/Rd. On the other hand, its final steady current is roughly Vov/(Rd + Rq) (Rex and
Rbias ignored). The time constant for the current to decay from initial to final state can be determined
by the RC components between node X and node output. Figure 2.38 depicts the circuit model for
parameter value parameter value
Cpxl 21.88 fF Rd 1 kΩ
Cq 5 fF Rq 100 kΩ
Cs 3 pF N 1600
Vbr 68 V Vbias 70 V
Rex 50 Ω Rbias 10 kΩ
Cbias 100 nF
Table 2.1: Parameters used in waveform simulation
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Fig. 2.39: Id(up) and Vx(down) before quench Fig. 2.40: waveforms of Voutput(up) and Vx(down)
the AC signals. Since Rex  Rq and Cs, Cd  Cq, the components in series with Rq and Cq can be
neglected for simplicity. Therefore, the capacitance between X and the output terminal is Cpxl + Cq
and the resistance is Rq//Rd ≈ Rd. The time constant τ equals Rd · (Cpxl + Cq). The voltage at
node X equals to Vbr + Id ·Rd; hence, it also decays with this time constant to its steady value. Since
the final steady value of Id is quite small, the quench phenomenon will happen as described in section
2.2.3.1. Nevertheless, the exact quenching time has uncertainties and it will be transformed later into
uncertainties in the output charge. The quench causes a steep jump in the Id waveform. And the
voltage at node X will change slowly back to Vbias with a time constant Rq · (Cpxl + Cq) (Rd does
not exist any more). The output voltage will have a sharp peak before the quench and then follow a
slow tail with a time constant related to Rq · (Cpxl + Cq) and Rex · Cs. However, the sharp peak will
disappear as long as the time constant Rq · Cq < Rex · Cs (Details about precise waveform analysis of
output voltage will be revisited in Chapter 5). Results of SPICE simulation using the values in Table
2.1 are displayed in Figure 2.39 and 2.40; all the waveforms can be well explained by the circuit analysis
above.
The output charge for single pixel signals can be obtained by integrating the current Id. As already
explained, Id can be expressed by the equation
Id(t) =
Vov
Rd +Rq
· [1− U(t− tq)] + (Vov
Rd
− Vov
Rd +Rq
) · exp[− t
(Cpxl + Cq) ·Rd ] (2.27)
U(t) denotes a step function and tq is the avalanche quenching moment. The integral of the above
equation is
Qpxl =
Vov ·Rq(Cpxl + Cq)
Rd +Rq
+
Vov · tq
Rd +Rq
(2.28)
Since tq is of order hundred picoseconds, the second term is much smaller than the first term. Besides,
the condition Rd  Rq always holds true for ordinary SiPM design. Thus, the equation above trans-
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forms to equation 2.24. Nevertheless, the uncertainty in tq introduces a error of order smaller than 5%
which should be taken into account when doing pixel amplification gain analysis.
It is not necessary to use the comprehensive circuit model in Figure 2.36 for electronics design
analysis. A step voltage source in series with capacitor N · Cpxl can be used for charge readout
electronics design, when high frequency response is not critical in the circuit design (as in Chapter 4).
The step voltage amplitude equals to Qpxl/(N · Cpxl). This simplification is valid because the large
detector capacitance is the dominant external effect for noise and impedance analysis in chip design and
the charge readout chip is only sensitive to the acumulative effect of charge integration. Components
such as Rq and Cq which cause fast peak response before avalanche quench can all be neglected for
simplicity. On the other hand, fast timing readout electronics requires a more concrete model than just
a capacitance (see Chapter 5).
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Chapter 3
Basics on Analog Signal Processing
and Noise Analysis
The analysis and design of analog circuits with filtering stages all can be understood using signal
processing theory. Since such theory has been well developed for decades, only parts on the processing
theory for linear time-invariant system will be introduced in this chapter. In addition, special aspects
of the Laplace transform are also covered. The Laplace Transform is a powerful mathematical tool
to simplify the math calculation. Besides, a comprehensive noise analysis method has been developed
based on signal processing theory and the Laplace transform, which will be described in section 3.3.
In section 3.4 the most fundemental building block in CMOS ASIC design, the MOS Field Effective
Transistor is discussed . This model will be used extensively together with the signal processing theory
later in the thesis for circuit design and analysis. This chapter merely serves as a brief introduction to
later chapters; more details can be found in various textbooks, e.g. [53][86].
3.1 Signal Processing using the Laplace Transform
In principle, all the signal processing blocks can be described by an operator H, which maps the
input signal x(t) to the output signal y(t). This can be described by
y(t) = H[x(t)] (3.1)
These operators are usually linear, which means they have the following property:
α · y1(t) + β · y2(t) = H[α · x1(t) + β · x2(t)] (3.2)
where x1(t) and x2(t) are two unrelated input signals and y1(t) and y2(t) are their output waveforms;
α and β are arbitary scalars.
However, it is quite hard to find out the exact expression of H. Most of time, it is convenient to
find out first what the system response h(t) to an input stimulus of a delta function δ(t) is:
h(t) = H[δ(t)] (3.3)
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h(t) is called the system impulse response. As will be seen later, y(t) can be calculated using h(t)
without knowing the exact expression of H.
For an arbitary input waveform, the input pulse x(t) can be reformulated as
x(t) =
∫ ∞
0
x(τ) · δ(t− τ) dτ (3.4)
According to this equation, x(t) can be interpreted as a sum of different delta functions δ(t− τ) with
amplitude x(τ). Since the impulse response for δ(t − τ) is h(t − τ), by taking advantage of equation
3.2 the system output y(t) for input stimulus x(t) can be expressed as
y(t) = H[x(t)] =
∫ ∞
0
x(τ) · h(t− τ) dτ (3.5)
The equation above shows that the output y(t) of an arbitary waveform x(t) can be obtained by simply
taking the convolution of the input signal x(t) and the system impulse response h(t). The equation can
be further simplied using the Laplace Transform.
The Laplace Transform of an arbitary waveform function x(t) is given by the integral
X(s) =
∫ ∞
0
x(t) · e−s·t dt (3.6)
where s = j ·ω (j as the imaginary unit and ω as the radial frequency). Similarly, the Laplace Transform
H(s) of h(t) can also be calculated. Using the definition above, the Laplace Transform of equation 3.5
can be formulated as
Y (s) =
∫ ∞
0
{
∫ ∞
0
x(τ) · h(t− τ) dτ } e−s·t dt
=
∫ ∞
0
{
∫ ∞
0
x(τ) · h(t− τ) · e−s·t dt} dτ
=
∫ ∞
0
{
∫ ∞
0
h(µ) · e−s·µ dµ } x(τ) · e−s·τ dτ
= {
∫ ∞
0
h(µ) · e−s·µ dµ } · {
∫ ∞
0
x(τ) · e−s·t dτ }
= H(s) ·X(s) (3.7)
The equation above shows that the Laplace Transform of the output waveform can be expressed as
the product of Laplace-transformed input pulse and system impulse response. Since it is relativly
complicated to do integrals in the time domain, it is now quite convenient to do signal analysis in the
s-domain and take the inverse Laplace Transform to get back to the time domain at the end of the
analysis.
X(s) can always be obtained using equation 3.6. Table 3.1 lists several mostly-used waveforms and
their Laplace Transform. More complicated waveforms can be either calculated using equation 3.6 or
decomposed to linear compositions of the functions in Table 3.1 and then combine the results using the
linear relation 3.2.
H(s) can be calculated using Kirchhoff Circuit Laws instead of using the definiation integral 3.6; the
function H(s) is also called transfer function. The passive components, such as resistor, inductance
and capacitor can be expressed in the s-domain as R, sL and 1/(sC); the active components such as
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time domain : x(t) s-domain : X(s)
δ(t) 1
U(t) 1s
e−at 1s+ a
1
b− a · (e−at − e−bt)
1
(s+ a)(s+ b)
1
a− b · (a · e−at − b · e−bt)
s
(s+ a)(s+ b)
e−at · sin(bt) b
(s+ a)2 + b2
tm
m! · e−at,m ≥ 0 1(s+ a)m+1
Table 3.1: Typical waveforms and their Laplace Transform
amplifiers can be formulated as A0/(s+ω0), where A0 is the amplifier gain in DC at low frequency and
ω0 is the 3dB bandwidth of the amplifier. Transfer functions of complicated systems can be obtained
by first calculating transfers functions of sub-modules (H1(s) and H2(s), etc.) and then combining
them together to H(s) = H1(s) ·H2(s).
Figure 3.1: High and Low pass filters
As examples, Figure 3.1 shows schematics of two filters with simply one capacitor and one resistor.
The transfer function of the high pass filter (also called CR filter) can be calculated as
Hh.p.f (s) =
Vout(s)
Vin(s)
=
R
R+ 1/(s · C) =
sCR
sCR+ 1
(3.8)
The transfer function of the low pass filter (also called RC filter) is
Hl.p.f (s) =
Vout(s)
Vin(s)
=
1/(s · C)
R+ 1/(s · C) =
1
sCR+ 1
(3.9)
For a relatively complicated circuit such as the filter shown in Figure 3.2, the transfer function
can be obtained by first calculating H1(s) and H2(s) and then combine them together using H(s) =
H1(s) ·H2(s). For simplicity, the amplifiers in the figure can be treated as ideal amplifiers. This means
the gain and bandwidth of the amplifier are infinity; hence the input current and the voltage difference
between potitive and negative input terminals become zero. Under these conditions, voltage v1 and v2
in the figure equal to zero.
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Figure 3.2: CR-(RC)2 filter with active amplifiers
The transfer function H1(s) can be then calculated using Kirchhoff’s Law, which gives I1 = I2:
Vin(s)
R1 + 1/(sC1)
=
Vm(s)
R2/(sC2R2 + 1)
(3.10)
Therefore, the transfer function H1(s) equals to
H1(s) =
Vm(s)
Vin(s)
=
R2
R1
· sC1R1
(1 + sC1R1)(1 + sC2R2)
(3.11)
If assuming τ = C1R1 = C2R2 and A1 = R2/R1, the equation above can be reformulated as
H1(s) =
Vm(s)
Vin(s)
= A1 · sτ(1 + sτ)2 (3.12)
This transfer function can be considered to be the product of equation 3.8 and 3.9 with the same time
constant τ = CR and then scaled with a factor A1. Therefore, such circuit is also called CR-RC filter.
Similarly, using Kirchhoff’s Law, H2(s) can be obtained by I3 = I4; if further assuming τ = C3R3
and A2 = R3/R4, the result is
H2(s) =
Vout(s)
Vm(s)
= A2 · 1(1 + sτ) (3.13)
It is the same as equation 3.9 except for the scaling factor A2.
Therefore, the overall transfer function H0(s) for Figure 3.2 is
H0(s) = H1(s) ·H2(s) = Vout(s)
Vin(s)
= A1 ·A2 · sτ(1 + sτ)3 (3.14)
The overall circuit has the name CR-(RC)2 filter, it is the mostly used filter circuit in nuclear signal
processing. Therefore, Such filters also have another name in the nuclear signal processing theory –
“CR-(RC)2 shaper”. The time constant τ is called “shaping time constant”.
Normally, another preamplifier is placed before the shaper to carry out the first stage amplification
for the detector current signal as shown in Figure 3.3. The preamplifier usually integrates the current
and generates voltage proportional to the total charge of the detector signal. Therefore, such a scheme
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Figure 3.3: Diagram of ordinary nuclear signal processing blocks
is often called charge sensitive readout scheme. Sometimes, the detector output current is first read
out through a resistor and the voltage drop on the resistor goes to the preamplifier; it simply amplifies
this voltage signal. However, the output voltage of the preamplifier is no longer proportional to the
total detector output charge. Such scheme is called voltage sensitive readout scheme.
Figure 3.4(a) shows a typical circuit for the charge sensitive readout scheme. Suppose a CR-(RC)2
shaper is used with the shaper and scaling factor A1 = A2 = 1, the transfer function of the whole
readout chain is then
HQ(s) =
Vout(s)
Iin(s)
=
1
sCf
·H0(s) = τ
Cf · (1 + sτ)3
(3.15)
Normally, the detector output current can be treated as a delta function Qδ(t), therefore, the input
Iin(s) = Q, the voltage output is then
Vout(s) =
Q · τ
Cf · (1 + sτ)3
(3.16)
The output waveform in the time domain obtained using Table 3.1 is
Vout(t) =
Qt2
2Cfτ2
· e−t/τ (3.17)
The waveform has its peaking time at 2τ and the peak voltage is 2Qe−2/Cf . A normalized waveform
with shaping time constant τ =50ns is displayed in Figure 3.5. As can be seen from the plot, the output
waveform for the charge sensitive scheme is uni-polar.
As for the voltage sensitive readout scheme shown in Figure 3.4(b), the readout chain can be
decomposed into three submodules. The detector current is first converted to a voltage signal on the
resistor Rt, then amplifiered by the capacitive-feedback preamplifier and filtered by the CR − (RC)2
shaper. The transfer function of this scheme is
Hv(s) =
Vout(s)
Iin(s)
= Hc(s) ·Hpre(s) ·H0(s) = Rt · C1
C2
· sτ
(1 + sτ)3
(3.18)
Figure 3.4: Schemes of (a) the charge sensitive readout and (b) the voltage sensitive readout
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Figure 3.5: Normalized waveforms for charge and voltage sensitive readout schemes
Using again Iin(s) = Q, Vout(s) can be calculated as
Vout(s) = Hv(s) · Iin(s) = Q ·Rt · C1
C2
· sτ
(1 + sτ)3
(3.19)
The waveform in the time domain is then
Vout(t) =
QRtC1
C2
· e−t/τ · ( t
τ2
− t
2
2τ3
) (3.20)
Its peaking time is at (2−√2)τ and the peak voltage is QRtC1 ·(
√
2−1)·e−(2−
√
2)/(τ ·C2). A normalized
waveform with shaping time constant τ =50ns is displayed together with the charge sensitive pulse in
Figure 3.5.
For an arbitary wave x(t) in the time domain with its Laplace Transform X(s), sX(s) corresponds
to the Laplace Transform of the time direvative of x(t) in the time domain, i.e.
sX(s)− x(0)
 x′(t) (3.21)
X(s)/s

∫ t
0
x(τ)dτ (3.22)
These relations can be easily proven by the definition in equation 3.6.
As a consequence, the pulse shape of voltage sensitive scheme can be understood as the time deriva-
tive of the charge sensitive output pulse. This is why its output pulse is bipolar signal. Furthermore,
the peaking time of equation 3.17 corresponds exactly to the zero-crossing time of equation 3.20.
Both readout schemes will be used later in Chapter 4 to study the readout structures for Silicon
Photomultipliers.
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3.2 Poles and Zeros in the Laplace Transform
Generally speaking, the system transfer function can always be expressed in the form of
H(s) =
bms
m − bm−1sm−1 + · · · · · ·+ b0
ansn − an−1sn−1 + · · · · · ·+ a0 (3.23)
where b0, b1,...,bm and a0, a1,..., an are real coefficients. The two polynomials in the formula above can
be further decomposed and written as
H(s) =
bm(s− Z1)(s− Z2) · · · (s− Zm)
an(s− P1)(s− P2) · · · (s− Pn) (3.24)
The roots of the denominator polynomial equation are called poles and those of the numerator are
called zeros of the transfer function; the poles and zeros can be either real or complex. However,
since the coefficients of the polynomials are real, a complex pole/zero always appears together with its
conjugate. In principle, there exist six types of poles and zeros:
• null
• a positive real number
• a negative real number
• imaginary conjugates
• a complex conjugate with a postive real part
• a complex conjugate with a negative real part
If a pole is equal to null, relation 3.22 can directly be used to describe the corresponding function.
For a real pole “a”, the Laplace Transfrom is
e−a·t 
 1
s+ a
(3.25)
1/(s+a) is the Laplace Transform of the exponential function e−a·t according to Table 3.1. The wave-
form is stable only if a > 0, otherwise it will not converge.
If the poles are complex conjugates, the Laplace Transform according to Table 3.1 is
e−a·t · sin(b · t)
 b
(s+ a)2 + b2
(3.26)
In this case, the real part of the complex poles corresponds to the exponential time constant of the
amplitude of the trigonometric function while the imaginary part corresponds to the frequency of the
trigonometric function. If the real part is negative, i.e. the complex poles locate at the left half of
the polar plane, the waveform will be stable; otherwise, it will diverge and oscillate at a frequency
determined by the imaginary part.
Therefore, it can be summarized that no matter the poles are real or not, the stability condition
requires it to be located always on the left half of the polar plane.
As for the zeros of the transfer function, they are usually real numbers. Therefore, according to
relation 3.2 and property 3.21, the inverse Laplace Transform of the transfer function can be treated
as adding an additional timing direvative to the original function in the time domain.
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3.3 Noise Analysis
Because noise inside the circuit is a random process which has no clear definition for the polarity
of the corresponding current and voltage, it is always expressed and treated in terms of noise power.
Noise power is defined as the variance of the output noise voltage and can be expressed as
P = σ2v,i =
∫ ∞
0
s(ω)dω (3.27)
where the power is expressed as the sum of the power components at different frequencies, and s(ω)
is the power density at frequency ω. Since the theory of all noise sources is well developed, the noise
power of all sources are well defined. Some typical noise sources of MOS transistors will be introduced
in the next section.
The transfer function for the noise power is
so(ω) = |H(ω)|2 · si(ω) (3.28)
Here, H(ω) is the Fourier Transform of the system impulse response h(t), which can be considered as a
decomposition of the system response into the frequency domain. And the Fourier Transform is defined
as
H(ω) =
∫ ∞
−∞
h(t) · exp(−jω · t) dt (3.29)
It has almost the same definition for the Laplace Transform except that “s” is replaced by jω in Fourier
Transform (j is the imaginary unit)1. Therefore, all features of the transfer function discussed in the
last section in the s-domain can all be adapted to the calculation of the noise transfer function.
Neverthess, the transfer function for noise sources are always a little different from the transfer
function of the input signal. This is because the noise sources are not always located exactly at the
same position as the input signal sources. Therefore, modifications are always needed. The noise
sources for the charge and voltage sensitive readout schemes described in the last section will be taken
as examples here. The most dominant noise source in both schemes, which comes from the input
transistor of the first stage of the preamplifier, are located at the input terminal as illustrated in Figure
3.6 (indicated by vn). The radiation detector is treated as a capacitor for the noise analysis.
Figure 3.6: Noise calcualtion diagram of (a) a charge sensitive readout and (b) a voltage sensitive
readout
In the charge sensitive case, because of the virtual ground of the preamplifer input, the voltage at
1The Fourier Transform is used for noise analysis because the noise components have explicit definition in the frequency
domain. In contrast, the signal has no frequency-explicit components; hence the Laplace Transform is used.
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node “x” equals to the noise voltage vn; thus
vn(s) · sCd = [vpreout(s)− vn(s)] · sCf (3.30)
The overall transfer function is thus given by
HQ,n(s) =
Vpreout(s)
vns
· Vout(s)
Vpreout(s)
=
Cd + Cf
Cf
· s · τ
(1 + sτ)3
(3.31)
The noise power transfer function is then (replace “s” with jω and take the norm)
|HQ,n(ω)|2 = (Cd + Cf
Cf
)2 · ω
2 · τ2
(1 + ω2τ2)3
(3.32)
For the voltage sensitive scheme, one gets a similar result:
vn(s)
1/sC1 +Rt//(1/sCd)
=
vpreout(s)− vn(s)
1/sC2
(3.33)
Since the impedance of Rt//(1/sCd) is much smaller smaller than 1/sC1 in the interesting frequency
domain, it can be ignored in the calculation. The noise power transfer function for the voltage sensitive
scheme is then
|HV,n(ω)|2 = (C1 + C2
C2
)2 · ω
2 · τ2
(1 + ω2τ2)3
(3.34)
Equation 3.31 and 3.34 will be used later to calculate the standard deviation σv,n of the output
noise voltage.
3.4 MOS Transistor Model and Noise Sources
Metal Oxide Semiconductor Field Effective Transistors (MOSFETs) are most basic building blocks
of CMOS ASIC design. Therefore, it is necessary to introduce its basic working principle.
3.4.1 MOS Transistor Model
Figure 3.7 displays a schematic symbol of a N-type MOSFET. It is composed of four connection
terminals: gate (G), source (S), drain (D) and bulk (B). In principle, it utilizes the voltage across
terminal Gate and Source to control the current flowing from Source to Drain. Once the voltage across
Gate and Source Vgs is higher than a certain threshold value Vth, a channel connecting the source
and drain terminal will be generated directly underneath the oxide layer as illustrated in Figure 3.7.
If a positive voltage difference Vsd is applied across Source and Drain, a current will start to flow as
indicated in the figure. Such operation mode is called Triode Mode. However, if Vsd is not sufficiently
high such that the gate-drain voltage Vgd is less than the threshold voltage, the channel will be pinched
off at the drain terminal, which is referred as Saturation Mode. In cases when Vgs is less than Vth, no
channel will be generated; in this case, only the minority carriers will be diffused from Source to Drain.
Such diffusion current is very low and can be treated as zero in many applications; the transistor is
then working in the Sub-threshold Mode.
43
Basics on Analog Signal Processing and Noise Analysis
For the triode operation mode (Vgs > Vth, Vgd > Vth), the current-voltage relation is
Ids = µCox
W
L
[(Vgs − Vth)Vds − V
2
ds
2
] (3.35)
where µ is the carrier mobility, Cox is the capacitor of the oxide layer, W is the width of the channel
and L is the length of the channel. When Vds is small, the quadratic term in the equation can be
dropped out; then the current-voltage relation turns into
Vds
Ids
= 1/[µCox
W
L
(Vgs − Vth)] (3.36)
The equation above implies that the transistor can be considered as a resistor whose resistance is
controlled by voltage Vgs. Normally, transistors working in triode mode are often used as active resistors
in CMOS ASIC design.
The current-voltage relation in saturation operation mode (Vgs > Vth, Vgd < Vth) is
Ids =
1
2
µCox
W
L
(Vgs − Vth)2(1 + λVds) (3.37)
Here, λ is a parameter used to describe the so-called channel length modulation effect. This
parameter can be understood as follows. In principle, the channel current in the saturation mode is only
determined by the voltage Vgs indicated by the underlined part of the equation above. Nevertheless, the
voltage Vds also has a minor effect on the current. This is because the voltage Vds can change the channel
length, which in turn will modulate the final channel current. The parameter λ is used to quantify the
effect of Vds and the term λVds can be considered as a correction term added onto the original current.
The saturation operation mode is always the prefered operation mode for transistors. This is because
the current of the transistor is almost only controlled by Vgs, which gives great convenience in the
design. Amplification stages designed inside CMOS chips are usually built up by transistors working
in this operation mode.
The understanding of transistors working in saturation mode can be performed using the small sig-
nal analysis. This analysis requires two additional parameters: transconductance gm and output
Figure 3.7: MOSFET transistor and its symbol
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Figure 3.8: Small signal model for a MOSFET transistor and the MOSFET symbol
resistance rout. Both of them can be derived from equation 3.37. They are defined as
gm =
∂Ids
∂Vgs
≈ µCoxW
L
(Vgs − Vth)
rout =
∂Ids
∂Vds
≈ 1
λIds
(3.38)
According to the definition above, it is now clear that the phrase “small signal” really means that the
transistor is biased at its DC current, and only small changes are applied to the voltage Vgs and Vds.
The corresponding current change can be calculated using the small analysis parameters. Usually, the
AC signal is always much smaller than the DC current, therefore, these AC signals are analysed by
the small signal analysis parameter. Using the parameters above, the transistor can be modeled as
Figure 3.8, on which the transistor terminal symbol is also plotted. The model is simply composed of
a voltage controlled current source, whose value is determined by the transconductance and the small
signal voltage across Gate and Source terminal, as well as output resistor rout connecting Drain and
Source terminal. Usually, the bulk terminal is connected to ground (NMOS) or VCC (PMOS) and can
be ignored in the model. Such model will be used extensively in the CMOS ASIC design and later in
the thesis.
Last but not least, the threshold voltage Vth is by no means a fixed value, it is affected by the
voltage difference Vsb between Source and Bulk terminal. This effect is called body effect, it can be
expressed as
Vth = Vth,0 + γ(
√
2φp + Vsb −
√
2φp) (3.39)
Vth,0 is the threshold value measured at Vsb = 0, γ is called body effect parameter and 2φp is ap-
proximately the potential difference between the surface and the bulk across the depletion layer when
Vsb = 0. γ and 2φp are characterized and provided by the CMOS technology foundry.
3.4.2 Noise Sources in MOS Transistors
There are two major noise sources in MOS transistors: flicker noise and thermal noise. Both
noise sources can be modelled as a voltage source connected at the Gate terminal of the transistor as
illustrated in Figure 3.8.
Flicker noise is also called 1/f noise. The mechanism of flicker noise is believed to be related to the
trapping centers at the interface between current channel and the oxide layer. When the carriers flow
through the channel, there is a possibility that a few of them will be trapped by the centers and released
later. This trapping and release phenomenon tends to happen more often at low frequencies because
the carrier speed is relatively slow. The power density of such noise is roughly inverse proportional to
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the frequency, which can be expressed as
si,f (ω) =
Kfn
W · L · Cox ·
1
2piω
(3.40)
Kfn is called flicker noise constant and is dependent on the MOS type and channel structure. This
parameter is included in the foundry datasheet. Flicker noise is usually the dominant noise source when
the transistor size is small. It can always be eliminated by enlarging the transistor size.
Thermal noise is the dominant noise source for fast signal shaping systems (τ ∼ 100ns). It is related
to the carrier random thermal motions at room temperature. The power density of the thermal noise
inside MOSFET is
si,t(ω) =
8kT
3gm
(3.41)
where k is the Boltzmann constant, T is the absolute temperature and gm is the transconductance
of the transistor. Although transistors with extra small length (∼ 100nm) have several modification
terms added to the expression above, equation 3.41 will be used later for noise analysis for simplicity.
For charge and voltage sensitive readout schemes with CR-(RC)2 shaping whose shaping time con-
stant is around 100ns, the flicker noise can be ignored. Only equation 3.41 will then be used in equation
3.28.
The variance of the output noise voltage for the charge sensitive scheme is then
σ2q,n =
∫ ∞
0
8kT
3gm
· (Cd + Cf
Cf
)2 · ω
2 · τ2
(1 + ω2τ2)3
dω
= (
Cd + Cf
Cf
)2 · pi
6τgm
(3.42)
Similarly, the variance of the output noise voltage for the voltage sensitive scheme is
σ2v,n =
∫ ∞
0
8kT
3gm
· (C1 + C2
C2
)2 · ω
2 · τ2
(1 + ω2τ2)3
dω
= (
C1 + C2
C2
)2 · pi
6τgm
(3.43)
Although these two schemes yield almost the same output noise expression, the peak voltages are totally
different. Therefore, the final signal to noise ratio SNR = vpeak/σn is also different. These two
results will be used later to compare different Silicon Photomultiplier readout schemes in Chapter 4.
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Charge Sensitive Readout ASIC For
Silicon Photomultipliers
The output charge is one of the most important quanties to be measured for SiPM applications
because it gives a direct measurement of the incoming photon number. There are five noise sources
limiting the resolution of charge measurement. They are the quenching time uncertainty described in
section 2.4.2, the SiPM pixel non-uniformity, the SiPM leakage current and dark noise signal pile-up
effects as well as readout electronic noise. Actually, only the last term is external and the others arise
intrinsically from the detector itself. As for a properly designed readout chip, the electronic noise
term should become one of the least prominent factors within all noise sources. And it is supposed to
be negligible in SiPM output charge measurements. In this chapter, all of the sources except for the
quenching time uncertainty will be reviewed. Focus is made on how to structure the building blocks
in the chip to have best pixel-Signal-to-Noise-Ratio (pSNR, more details in section 4.1). Moreover,
different SiPM charge readout chips will be reviewed, their pros and cons with respect to different
applications will be analysed. In order to adapt the readout requirement for the CALICE Analog
Hadron Calorimeter (AHCal), a new chip called KLauS is designed and fabricated in AMS 0.35µm
SiGe technology; it is expected to equip more than 1,000,000 channels in the AHCal. The main goal
of the chip design is to provide a high pSNR in combination with some special functionalities such as
power pulsing etc. Details about the building blocks of the chip will be provided in this chapter.
4.1 Pixel-SNR and Non-uniformity
The most important task of SiPM charge readout is to have a single photon spectrum with photon
peaks clearly resolved as mentioned in Chapter 1 and shown here again in Figure 4.1. The reason to
have such plots in almost every application is because the distance between peaks gives an accurate
measurement of the pixel charge and thus the internal multipliction gain factor. Once this number
is formulated, it is easy to calculate how many pixels have been fired according to the total charge
detected for the physical signal. For silicon photomultipliers, there is a special SNR definition called
pixel-SNR (pSNR), which is distinct from the SNR definition for ordinary silicon detectors. No matter
how large the SiPM input light intensity is, it is always imperative to resolve photon peaks even if the
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Figure 4.1: Single Photon Spectrum taken with CPTA SiPMs [87]
real physical signal can fire more than 10 pixels at the same time. The definition for pSNR is
pSNR =
Qpxl
σt
(4.1)
where Qpxl is the pixel charge and σt denotes the total noise that appears at the output of the readout
channel.
The detector non-uniformity mainly affects the avalanche junction capacitor Cpxl and also the stray
capacitance Cq between the polysilicon quench resistor and the pixel. According to equation 2.24,
changes in Cpxl and Cq will directly lead to variations in the pixel output charge. Nevertheless, this
charge uncertainty is not constant, since the more pixels are fired, the more prominent this effect will
be. The variance due to non-uniformity can be expressed as
σ2non-u(n) = n · σ21 (4.2)
where n is the number of fired pixels, and σ1 is the charge variance for a single pixel firing. The direct
outcome of equation 4.2 is the broadness of multiple pixel peaks in single photon spectra. Equation
4.2 agrees quite well with the spectrums recorded with SiPMs from ST Microelectronics [72] (shown
in Figure 2.21) and CPTA [87] (shown in Figure 4.1) etc. In these spectra, peaks for multiple pixel
signals have a clearly larger width than the single photon peak and the broadness can be explained by
formula 4.2.
4.2 Detector Leakage Current
A distinct feature of silicon photomultipliers with respect to other silicon detectors is that all noise
including leakage current appears as dark counts. Since a dark count signal behaves the same as a
real photon generated signal, SiPMs should work like an ideal detector which is free of all conventional
noise variations except for the pile-up effects due to the dark counts. Nevertheless, in reality, there is
no such ideal detector. SiPMs still suffer from one additional leakage current source which contributes
to the total broadness of peaks in single photon spectra.
Measurements from Johnson [88] indicate an interesting fact that only a small portion of leakage
current flows into the avalanche region and contributes to the dark counts. Figure 4.2 illustrates all
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Fig. 4.2: Noise sources inside the SiPM pixel [88] Fig. 4.3: I-V curve of the CNRS SiPMs [48]
the possible noise sources inside the pixel. Source No.1 in the figure yields from the electrons and holes
generated by SRH and field assistant tunneling effects in the depletion region as described in section
2.2.3.2, which get multiplied and form the dark noise count. Source No.2 are carriers created by the
same effects but inside the bulk. These carriers diffuse into the multiplication zone and contribute also
to the dark noise, even though they are believed to be negligible according to calculation and simulation
[77]. Sources marked as 3 and 4 have a similar origin as Source No.1 and 2 except that they only pass
through the low field guard ring structure without multiplication. Source No. 5 is also un-multiplied
and is called ”perimeter” leakage current. It is related to the Si/SiO2 interface and is only prominent
in shallow junction SiPMs since its depletion zone is really close to the interface. The total leakage
current for a detector biased below the breakdown voltage is denoted as Ik. If the multiplied noise
source No. 1 and 2 are the most dominant sources for Ik, the dark count rate measured with detector
bias above the breakdown voltage should roughly equal to Ik/q · Ptr (q is the electron charge and Ptr
is the triggering probability). Nevertheless, measurements prove the opposite [88]. This confirms that
the un-multiplied leakage sources (No. 3 ,4 and 5) comprise a substantial portion of Ik even though
they are overwhelmed by the dark noise current (sources No. 1 and 2) in the Geiger operation mode.
The un-multiplied leakage current Ium can be extraced by analysing the static I-V curve of the
detector. Figure 4.3 shows a typical plot of the reverse current versus the bias voltage for SiPMs
with different breakdown voltages. The sharp tuning points of these curves identify the avalanche
breakdown voltage of the detector. For voltages below breakdown, the reverse current is dominated by
Ium. According to equation 2.16 and 2.19 in section 2.3.3, as a first order approximation Ium follows
a linear relation with respect to Vbias. By fitting the curve, the exact amount of un-multiplied leakage
current can be deduced. Ium contributes shot noise to the whole system and its noise power spectrum
density can be expressed as
sl(ω) · dω = 2 · q · Ium · dω (4.3)
The final output influence of this leakage current can be calculated using equation 3.27 and 3.28.
4.3 Dark Noise Pile-up with After-pulse and Crosstalk Effects
The most serious problem of silicon photomultipliers in the application of single photon detection
is dark noise. The noise rate is dependent on many factors such as temperature and overvoltage, it is
also proportional to the detector area. For a large sensitive area detector, e.g. the Hamamatsu S10362-
49
Charge Sensitive Readout ASIC For Silicon Photomultipliers
33 series, the dark count rate can reach values up to 8-9 MHz, which will cause pile-up effects and
substantially limit the charge readout resolution. The pile-up effects can be analysed using Campell’s
Theorem [89][90].
In principle, the dark noise counts per unit time should follow a poisson distribution. Thus, if one
assumes an average dark count rate n, the average counts within the time interval ∆t should be
N = n∆t (4.4)
And its standard variation is
σ(N) =
√
n∆t (4.5)
Since optical crosstalk also causes multiple pixel firing, the charge Q0 of each dark count is also a
statistical quantity. For simplicity, first, let’s assume that all pulses have the same charge Q0 with the
pulse waveform Q0δ(t) and the impulse response of the signal processing module is h(t− τ). Then, the
average voltage caused by the dark counts within the time interval dτ is
dv = ndτQ0h(t− τ) (4.6)
According to the Poisson distribution, the standard deviation of the dark counts within dτ is
√
ndτ ,
consequently, the standard deviation of dv is
σ2(dv) = ndτQ20h
2(t− τ) (4.7)
The occurance of the dark counts within different time intervals are statistically independent, the
average pedestal voltage shift due to the dark noise counts is given by
v = nQ0
∫ ∞
−∞
h(t− τ)dτ (4.8)
Correspondingly,
σ2(v) = nQ20
∫ ∞
−∞
h2(t− τ)dτ (4.9)
With h(t) = 0 for t < 0, one gets
v = nQ0
∫ ∞
0
h(t)dt (4.10)
and
σ2(v) = nQ20
∫ ∞
0
h2(t)dt (4.11)
Using vo(t) = Q0h(t), these two relations can be expressed as 4.12 and 4.13 – the original form of
Campbell’s theorem:
v = n
∫ ∞
0
vo(t)dt (4.12)
σ2(v) = n
∫ ∞
0
v2o(t)dt (4.13)
It is interesting to evaluate the effects of the dark noise using the equations above, if we simply
assume no optical crosstalk and after-pulse effects inside the SiPMs. The pulse shape response can be
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formulated as v0(t) = V0exp(−t/τ) for simplicity. Assuming a peak current of 10 µA for the pixel signal
of SiPMs connected to a 50 Ω resistor for readout, the pixel output charge Q0 is 120 fC (typical value
for a nominal gain of 7.5× 105 e.g. measured for Hamamatsu S10362-33-50). The decay time constant
can be estimated as τ ≈ Q0/Ipeak ≈ 12 ns. With a typical dark count rate of 8 MHz, this yields
v = n · Ipeak ·R0 · τ = 48 µV (4.14)
The standard deviation is
σ(v) =
√
n · I
2
peak ·R20 · τ
2
≈ 110 µV (4.15)
The voltage fluctuation calculated above is a relatively large value since it is almost one-fifth of the
pixel peak voltage Ipeak ·R0 = 500 µV .
In many applications a charge integration scheme, e.g. voltage amplification plus a gate controlled
QDC, is implemented for the readout. In such cases, instead of a time-invariant impluse response h(t),
a time-variant system response with a weighting function has to be used to evaluate the pile-up effects.
Normally, the integration is done within a certain time window tw. This yields
σ2(v) = nQ20
∫ ∞
−∞
ω2(ξ)dξ (4.16)
where ω(ξ) is the weighting function:
ω(ξ) =

R0 ·A0
Cint ·Rin · [u(ξ)− u(ξ − tw)] 0 ≤ ξ ≤ tw
0 ξ < 0 or ξ > tw
(4.17)
where u(x) denotes the step function, Cint is the integration capacitance, R0 and Rin are SiPM output
resistor and QDC input resistance respectively and A0 is the voltage amplification.
Again, substituting typical values n = 8 MHz, Q0 = 120 fC , Cint = 100 pF , tw = 100 ns,
R0 = Rin = 50Ω and A0 = 50, one gets
σ(v) =
√
n · Q
2
0 · tw ·A20
C2int
= 53.5 mV (4.18)
Considering that the pixel charge signal generates an output voltage v = Q0 · A0/Cint = 60mV , this
yields an signal-to-noise ratio (SNR) of almost one. Therefore, for detectors with high dark count rate,
it is intrinsically impossible to measure single photon spectra.
The after-pulse effect can also be included into the pile-up analysis. According to section 2.3.4, the
time interval between the original dark pulse and the after-pulse follows an exponential distribution
which is similar to the Poisson statistics of dark noise pulses. Therefore, the time interval between
two successive after-pulses also follows an exponential distribution and thus can be described by the
analysis above. The noise rate due to pure after-pulses can be added to the noise rate in equation 4.12
and 4.13. In general, a measured dark rate n¯ always includes after-pulses since both both signal types
are not distinguishable. Therefore, the after-pulse contribution is already covered in the calculation
above.
The optical crosstalk influence can be further included by analysing the dark pulse height fluctua-
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tions. The mean squared error of the pulse height is defined as
σ2(Q) = (Q−Q)2 = Q2 −Q2 (4.19)
As before, the mean squared error of the total pulse number dN in the time interval dτ is
σ2(dN) = ndτ (4.20)
Similar to formula 4.6, the average voltage within the time interval dτ can be expressed as the product
of the average pulse number and the average pulse charge.
dv = ndτQh(t− τ) (4.21)
The relative mean squared error of dv can then be expressed via1
σ2(dv)
(dv)2
=
σ2(dN)
(ndτ)2
+
1
ndτ
· σ
2(Q)
Q
2 (4.22)
After substituting 4.19, 4.20 and 4.21 into 4.22, one gets
σ2(dv) = n ·Q2 · h2(t− τ)dτ (4.23)
Next step is the calculation of Q2 with known crosstalk probability γ; the probability for n pixels
fired (charge nQ0) at the same time is γn−1. Therefore,
Q2 =
1
1− γ [Q
2
0 + γ · (2Q0)2 + γ2 · (3Q0)2 + · · ·+ γn−1 · (nQ20) + . . . ]
= Q20 ·
1 + γ
(1− γ)2 (4.24)
The term 1/(1− γ) above is a normalization factor.
Compared to formula 4.7 with a uniform output charge assumption, crosstalk contributes an addi-
tional factor (1 + γ)/(1− γ)2. If the crosstalk probability is 20%, the total voltage variation due to the
dark count pile-up effects is a factor of 1.875 larger. Although trenches are used to decrease crosstalk
to about 5%, it is still 1.16 times higher.
As for the pedestal shift calculation in equation 4.21, the average charge of the dark noise pulse is
Q = lim
n→∞Q0 · [
1− γn
1− γ − nγ
n]
=
Q0
1− γ (4.25)
Thus, the pedestal shift is a factor of 1/(1− γ) larger when taking into account the optical crosstalk.
1This relation is different from the ordinary error propogation relation. In case that all the pulses have the same
charge Q, the relative mean squared error of dv can be derived using the error propogation theory because Q and n
are independent statistical quantity. However, if the pulses carry different individual charge, then the error propogation
relation fails. Equation 4.22 is similar to the relation of electron avalanche fluctuation in gaseous proportional chambers
[91].
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4.4 Comparison of Different Readout Schemes
Electronics noise is the last uncertainty term to be discussed in this chapter. After discussing all
the noise issues, it will be clear at the end of this section that a special readout scheme is needed to
readout charge signals of silicon photomultipliers.
First of all, SiPMs are detectors with relative high gain. Therefore, to some extent, the noise
requirement of the readout chain is not so critical; even if the design is not noise optimized, the high
intrinsic avalanche gain factor still promises a descent pSNR. Nevertheless, for SiPMs with smaller pixel
size (thus, smaller Cpxl and smaller gain according to equation 2.24), noise optimization is still needed
for a pSNR high enough to distinguish the peaks in single photon spectra. Although conventional charge
sensitive amplifiers are able to provide a perfect low noise solution for all other silicon devices such as
APDs and PIN diodes, they suffer from severe charge collection problem caused by the large detector
capacitance (much larger than APD and PIN diodes) if they are used for SiPM charge readout. If the
readout electronics cannot provide a low input impedance, most of the charge will flow to the large
detector capacitor instead of the input terminal (Rex in Figure 2.38) of the readout chip. Remedies
to the conventional charge sensitive scheme are needed for specialized SiPM readout design. In this
section, different readout schemes and problems together with possible solutions will be discussed.
Solutions with a direct connected resistor are illustrated in Figure 4.4. Solution (a) is the most
straight forward readout scheme. This scheme is implemented in the SPIROC chip, which was designed
by LAL Orsay [92][93]. The detector current is sensed by the resistor Rt; the corresponding signal
voltage is then amplified by the preamplifier with gain A = C1/C2 and later processed by the shaping
stage. The advantage of this scheme is that Rt is usually quite small, e.g. 50Ω and provides a low
resistive path for the signal; it thus preserves almost all of the oringinal charge information. A variation
of the direct voltage readout scheme is the indirect scheme illustrated in Figure 4.4(b). This scheme is
also quite straight forword and widely used [94]. The input impedance is further decreased to R0/A by
the amplifier feedback scheme. Nevertheless, both schemes (a) and (b) in Figure 4.4 suffer from relative
large electronic noise and are not suitable for low gain devices. For example, the measured pSNR for
SPIROC is only 1.7 for low gain SiPMs (e.g. Hamamatsu S10362-11-25 series), which makes it almost
not usable in this gain range. Therefore, a conventional low noise charge sensitive scheme as illustrated
Figure 4.4: Schemes of (a) direct v. r/o (b) indirect v. r/o (c) Q sen. r/o (d) modified Q sen. r/o
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waveform peak voltage noise tpeak
( a ) ARQ · e−t/τ · ( t
τ2
− t2
2τ3
) 1 AQRtτ · (
√
2− 1) · e−(2−
√
2) C1 + C2
C1
√
avpi
16τ
2 (2−√2) · τ
( b ) RQ · e−t/τ · ( t
τ2
− t2
2τ3
) QR0τ · (
√
2− 1) · e−(2−
√
2)
√
avpi
16τ (1 + 3
τ20
τ2
) 3 (2−√2) · τ
( c ) Q2Cf
· e−t/τ · ( tτ )2 2QCf · e
−2
√
avpi
16τ ·
CΣ
Cf
4 2 · τ
1 τ is the shaping time constant of the CR-(RC)2 filter
2 av is the pre-amplifier input transistor noise power density 8kT/(3gm)
3 τ0 = R0 · Cd
4 CΣ = Cd + Cf
Table 4.1: Comparison of different readout schemes
in Figure 4.4(c) is implemented e.g. in the VATA64-HDR16 chip by IDEAS ASA, Norway [95], which
is believed to be able to provide better pSNR; however as said before, it suffers from charge collection
problem due to the large detector capacitance.
Assuming CR-(RC)2 shaping is used for all the readout schemes, accurate waveforms and noise
performance can be calculated using the methods described in the last chapter, especially scheme (a)
and (c) have already been calculated there as examples. The results are listed in Table 4.1 and they
are based on the assumption that the detector delivers a current Qδ(t); the large detector capacitance
effect for scheme (c) is first ignored in the calculation and will discussed later.
There is almost no distinction in the output waveforms of the first two readout schemes; this is
obvious since they are basically voltage sensitive readout schemes. Nevertheless, scheme (a) has better
noise output performance since the capacitor C1 helps to block the large detector capacitance Cd from
the preamplifier. The pSNRs of pure electronic noise are summerized in Table 4.2. Assuming typical
values of τ = 50ns, Rt = 50Ω, Cf = 2pF , CΣ = 100pF and C2  C1, the charge sensitive readout
scheme (c) provides a pSNRe almost 11 times higher than scheme (a).
Nevertheless, the large detector capacitance or high input impedance has a strong negative effect
on the pSNR. In order to explain this problem, the detector model consisting of a step voltage source
and a detector capacitor as described in section 2.4.1 has to be used. As illustrated in Figure 4.5,
scheme ( a ) scheme ( b ) scheme ( c )
pSNRe
4QRt√
avτpi
(
√
2− 1)e−(2−
√
2) 4QR0√
avτpi(1 + 3τ20 /τ2)
(
√
2− 1)e−(2−
√
2) 8Q
CΣ
√
τ
avpi e
−2
Table 4.2: SNRe Comparison of three different readout schemes in Figure 4.4
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Fig. 4.5: R/O Chip with Detector Model Fig. 4.6: Q sensitive readout with detector model
the total charge flowing into the readout channel is equal to Qpxl. The shape of the current pulse is,
however, determined by the time constant Cd · Rin. If the input impedance is too large, the current
pulse will have a very slow decay tail. At the same time, the readout channel reponds to the input
current only within a certain time window (determined by shaping time τ) which is illustrated as the
gray box in Figure 4.5. A large capacitance or high input impedance will lead to less charge collection
at the end. Therefore, the pSNR will be affected. Since Rf is always designed to be very large to avoid
an undershoot in the output pulse, the input impedance of a charge sensitive amplifier Rf/A is of order
O(100kΩ). The exact loss in the charge collection can be evaluated using the schematics in Figure 4.6.
The voltage after the shaper stage is then
Vout(t) ≈ Q2(Cf + Cd/A) · e
−t/τ · ( t
τ
)2 (4.26)
Assuming Cf = 2pF ,Cd = 100pF ,A = 100, the maximum voltage will be about 40% less than the
peak voltage calculated in Table 4.1 where the detector current is assumed to be Qδ(t) instead of the
exponential shape in Figure 4.5.
This particular problem can be solved by inserting a fast buffer between the integration stage and
the input terminal as shown in Figure 4.4(d). The buffer provides a low input impedance to the input
terminal and is also able to transfer the input current onto the preamplifier. The BASIC chip designed
by Politec. di Bari [96] is based on this idea. Although such a buffer also introduces noise into the
channel, the advantage of higher charge collection outweighs the noise performance. In addition, if the
buffer is properly designed, the input terminal voltage of the buffer can be changed without affecting
the buffer output current. This functionality can be used to fine-tune the breakdown voltage variance
in a SiPM array or for temperature compensation. Such buffers with low input impedance, current
transfer and voltage de-coupling functionalities are named current conveyor [97].
The KLauS chip [98] is constructed based on this idea. Additional requirements like e.g. power
pulsing etc. necessitate a new chip development. In principle, a new conveyor structure is needed and
described in the next section.
4.5 KLauS - Kana¨le zur Ladungsauslese fu¨r Silicon Photomultiplier
4.5.1 Chip Overview
KLauS is an ASIC chip in AMS 0.35µm SiGe Technology with 12 Silicion Photomultiplier (SiPM)
readout channels. It is designed to be used in the Analog Hadron Calorimeter (AHCal) [99] at a future
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Figure 4.7: Octand of the planned Analogue Hadron Calorimeter technical prototype
Linear Collider. The AHCal is a sandwitch calorimeter with Steel or Tungsten as the absorder layer and
organic scintillators as the sampling layer. Silicon photomultipliers are equipped at the edges of every
scintillator tile in the sampling layers for light detection. The design concept of such a high granular
calorimeter is aimed at high energy jet measurements using the so-called particle flow algorithm [100].
This algorithm provides an improvement of the jet energy resolution by using tracking systems to
measure the energy of charged particles and electromagnetic calorimeters for photons; the remaining
hardronic energy in a jet is obtained by measuring details on the spatial development of all hadronic
showers inside the jets with a highly granular hardron calorimeter. Due to the severe requirement
of spatial resolution, the system is designed to be as dense as possible leaving minimum space for
infrastructure and readout electronics. Moreover, active cooling must also be avoided due to the space
limitation such that the electronics power consumption needs to be extremly low. Figure 4.7 shows half
of a barrel octant of the planned AHCal. The readout electronics is supposed to be located on the base
unit board (HBU) in the figure. Currently the SPIROC chip [92] is used for the SiPM readout. The
KLauS chip is supposed to provide a readout solution for low gain SiPMs and shall replace the whole
analogue part of the current SPIROC chip.
The KLauS chip provides a readout solution for SiPMs with a very low gain of typical 2.75× 105.
With different scaling factors, the chip can handle a dynamic range up to 200pC with an integral non-
linearity of about 1%. The signal-to-noise ratio is better than 10 for a signal of 40 fC corresponding
to a single photon signal of such low-gain SiPMs. In addition, the ASIC provides bias tuning with a
2V range so as to compensate SiPM breakdown voltage variations. The chip offers a very fast trigger
signal with a tunable threshold which may be set well below the single photon signal. The measured
timing jitter is 50 ps for a 15 pixel SiPM signal corresponding to the nominal AHCal MIP response.
In order to potentially reduce the power consumption of the chip, a power pulsing option has been
implemented such that one can make use of e.g. the time structure of the ILC beam. The total chip-on
power is less than 2.5mW, and decreases to 25µW if power pulsing with 1% power-on time is enabled.
Figure 4.8 shows the channel diagram of the chip. The channel is DC coupled to the detector, a current
conveyor unit is designed to couple the voltage of the DAC unit into the input terminal. The input
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current is also duplicated by the conveyor and then fed into an integration unit and a discriminator.
The integration unit is composed of a RC passive integration unit, a DC-stablization module and an
active filter connected as shown in the figure. Figure 4.9 shows the layout of the chip. The twelve
channels are clearly seen in the layout. In the middle locates a chip bias generation module which
supplies all the DC bias voltage and current. The SPI control block is located on the right side of the
chip.
4.5.2 Input Stage (Current Conveyor)
Figure 4.10 shows the transistor level schematic of the input stage “current conveyor” of the KLauS
chip. The terminals “input”, “DAC”, “integration” and “trigger” in Figure 4.10 refer to the four
terminals of the conveyor block in Figure 4.8. As described in section 4.4, a low impedance at the
input node is imperative to readout the charge delivered by the pixel avalanche. The low impedance of
the input stage is determined by tansistors M1-M4. The input current flows through M2 and is then
copied by current mirrors and transfered to the integration and discrimination parts as illustrated in
the figure. Transistor M3 copies the input current and generats a feedback voltage together with M4
which is used to reduce the impedance. The details of the response will be discussed below.
4.5.2.1 Low Frequency (LF) Response
A low DC input impedance is guaranteed by the special feedback scheme. It is determined by the
transconductance of transistor M1 and M4 as well as the mirror ratio of M2 and M3. Figure 4.11 is a
small signal model of the conveyor using the transistor model in Section 3.4.1. If all stray capacitors
are neglected1, the low frequency impedance can be literally expressed by the following equation
Rin =
gm2r1 · gm4r4 − gm1r1 · gm3r4 + gm2r1 + gm4r4 + 1
gm2(gm1r1 · gm4r4 + gm1r1 + gm4r4 + 1) (4.27)
1The stray capacitance can be treated as open circuit at low frequencies, because their impedance is very large
compared to other circuit components.
Figure 4.8: Channel diagram of the KLauS chip
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Figure 4.9: The KLauS chip layout
Here, gm is the transistor transconductance and r is the channel length modulation resistor. Since,
gm · r  1
Rin ≈ gm2r1 · gm4r4 − gm1r1 · gm3r4
gm2 · gm1r1 · gm4r4
=
1
gm1
− 1
gm4
· gm3
gm2
(4.28)
As can be inferred by formula 4.28, if the size of PMOS M4 and NMOS M1 are properly designed, a
very small impedance can be achieved. With respect to the lower carrier mobility of holes in PMOS
M4 than electrons in NMOS M1, the M3/M2 mirror ratio is usually set below one to avoid oversizing of
M4, which implies uncesessary degradation of bandwidth related to the oversize parasitic capacitance
of M4. This formula justifies the neglection of the channel length modulation of all four transistors and
provides insight into the circuit.
The advantage of this input stage scheme is that the voltage from the digital to analogue converter
(DAC) can be directly applied onto the gate terminal of M4 without the low gate leakage current
disturbing the performance of the sub-threshold low power DAC despite of the large switching currents
in both M2-M3 mirror branches. As will be discussed in section 4.5.7, this scheme also provides the
possibility to keep the input terminal bias voltage constant and indepedent of variations of the bias
Figure 4.10: Input stage diagram of the KLauS chip
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Figure 4.11: Small signal schematic of KLauS input stage
current. This is very useful for power pulsing. Nevertheless, the price of this scheme is relative large
noise and relative low bandwidth.
4.5.2.2 High Frequency (HF) Response
The current pulse from the detector has quite fast rising and trailing edges, so that the main
frequency of interest is quite high. Therefore, the stray capacitance in Figure 4.11 cannot be neglected
as their impedance are frequency dependent. The two blue elements indicate the parasitic effects of the
input transistor gate-source and gate-drain capacitance. A detailed math calculation in the s-domain
of the input impedance according to schematic 4.11 is listed below:
Rin(s) =
s2cgdcgs + s[cgd · (Σgm1,2,3,4) + cgsgm2] + gm2gm4 − gm1gm3
s2cgdcgs · (Σgm2,3,4) + s[cgsgm2gm4 + cgdgm1 · (Σgm2,3,4)] + gm1gm2gm4 (4.29)
Here Σgm1,2,3,4 and Σgm2,3,4 indicate the sum of the corresponding transistor transconductances. At
low frequencies (s≈0), the above expression is equal to equation 4.28. According to the equation above,
the input impedance has two poles, which are located on the left side of the polar plane. They are:
p1 = −gm1
cgs
, p2 = − gm2gm4Σgm2,3,4 · cgd (4.30)
The zeros require more complicated mathematic calculationi, there exists no concise expression for
them1. Here, for simplicity, a approximation method will be used, which requires less effort in cal-
culating but provides more insight in the circuit design. Usually, one of the zeros is several orders of
magtitude larger the other, we can assume z2  z1, therefore
z1 ≈ z1 + z2 = Σgm1,2,3,4
cgs
+
gm2
cgd
(4.31)
z2 ≈ z1z2z1 + z2 =
gm2gm4 − gm1gm3
cgd · Σgm1,2,3,4 + cgsgm2
1The zeros inside the circuit can also be obtained by calculating circuit constants from individual capacitance, which
is described in Appendix A. This method is very powerful since it directly gives hints on how much contribution every
single element gives and also makes desgin optimization quite straightforward. Using this method, the dominant factor
in the bandwidth can be determined to be coming from cgs of the input transistor M1.
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Figure 4.12: Frequency domain plot of the input impedance with and without the effect of the detector
capacitor
The bandwidth limiting factor2 comes from the second zero of the circuit (z2  z1). Moreover,
cgd is usually several times smaller than cgs due to the coverage capacitance of the transistor source
terminal. If the transistors are biased in such a way that cgsgm2 > cgdΣm1,2,3,4, the dominant factor
can be determined to be coming from the gate-source capacitance (cgs) of the input transistor M1.
This in turn means although enlarging the W/L ratio of M1 (thus, gm1) helps to decrease the low
frequency input impedance it will decrease the bandwidth as a larger transistor size leads to larger
coverage capacitance cgs.
It is more important to also take the large detector capacitance into consideration. Since the
detector capacitance is connected from the chip input terminal to ground, there is no zero but a pole
(pdet) related to it. This pole is of the same order as z2. Figure 4.12 shows a typical frequency response
of the active input impedance Rin (Bode plot). The black line displays the frequency plot without
detector, the positions of all related poles and zeros are marked in the plot. The bandwidth is entirely
limited by the zero related to the input stage stray capacitance. The red and green lines illustrate the
effect of large detector dominant pole with different detector capacitor size. It is clear from the plot
that for very large detector capacitances (pdet  p1, p2, pdet ∼ z2), the poles coming from the parasitic
effects are not relevant any more and can be ignored.
4.5.2.3 Stability
Formula 4.28 shows the impedance of the input stage, which is determined by the mirror ratio of
transistor M3 and M2 as well as the transconduction of M1 and M4. Although they can be well defined
in the schematic design, the process variation and mismatches introduce additional uncertainties. At
process corner of fast PMOS and slow NMOS, the impedance calculated by 4.28 may be negative. This
somehow leads to instability of the whole readout channel. An intuitive explanation to this problem
2The bandwidth limiting position on the impedance vs. frequency (Bode) plot is roughly the position where the
impedance value starts to deviate from the DC value, which is usually the minimum zero in this case.
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Figure 4.13: Small signal schematic with Ceff and Cd
can be obtained based on the analysis of the input impedance.
As will be seen later, the instability always comes from the large detector capacitance. Including
the large capacitor in Figure 4.11 will introduce an additional pole into the system which makes the
problem even more complex (3 poles in total). However, as inferred by Figure 4.12 the impedance in
the high frequency domain is dominated by the zero of the M1 parasitic capacitance (z2) and the pole
of cgs (p1). In order to simplify the expression for the impedance, it is more practical to replace cgs
with an effective capacitance Ceff and ignore cgd as shown in Figure 4.13. This effective capacitance
will introduce the same zero as z2 (but without z1 and p2).
The impedance expression of such two pole system is
Rin(s) =
s · Ceff · gm2 + gm2gm4 − gm1gm3
s2 · CdCeff · gm2 + s [gm2gm4 · Ceff + (gm2gm4 − gm1gm3) · Cd] + gm1gm2gm4
(4.32)
In order to make the zero of the equation above equal to z2, Ceff should be equivalent to
Ceff =
cgd · Σgm1,2,3,4 + cgs · gm2
gm2
= cgs + cgd · (1 + gm1 + gm3 + gm4
gm2
) (4.33)
With proper process parameters (typical process corner1), the low frequency Rin is designed to
be positive and gm2gm4 is made to be larger than gm1gm3. The s-coefficients of the denominator in
Equation 4.32 are thus positive. At corners where gm2gm4 < gm1gm3, the s-coefficient gm2gm4 ·Ceff +
(gm2gm4 − gm1gm3) · Cd tends to become negative as Cd increases. The stability condition requires
every pole to sit in the left half of the polar plane2, thus the maximum detector capacitance the chip
can sustain can be deduced by setting this coefficient to 0.
Cd(max) =
gm2 ∗ gm4 ∗ Ceff
gm1gm3 − gm2gm4
=
gm4 · (gm2 · cgs + Σgm1,2,3,4cgd)
gm1gm3 − gm2gm4 (4.34)
1The parameters in ASIC fabrication have of a wide distribution. The typical and a few extream process parameters
are called process corners.
2The poles of the stable signal processing system need to be negative (or on the left side of the polar plane) as desribed
in Chapter 3. p1 and p2 usually have the same sign; p1+p2 has the same sign as −(gm2gm4·Ceff+(gm2gm4−gm1gm3)·Cd).
Therefore, gm2gm4 · Ceff + (gm2gm4 − gm1gm3) · Cd needs to be positive for a stable system.
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Figure 4.14: Stability compensation scheme for the input stage
For detector capacitance larger than this value, the system becomes instable, the output waveform will
start to diverge.
For systems with Cd smaller than Cd(max) (when the system is stable), the input voltage should
have the waveforms as sketched in Equation 4.35. For small Cd when the two poles are still real, the
input voltage response waveform can be expressed by the sum of two exponential functions. When
Cd becomes large, the poles are no longer real, the waveform is a product of one exponential and one
trigonometric function. Both waveforms are listed below.
Vin(t) =

c∗1 · exp(−
t
|p1| ) + c
∗
2 · exp(−
t
|p2| ) Cd  Cd(max)
[ cos(c∗3t) + c
∗
4 · sin(c∗3t) ] · exp(−
t
|Re(p1)| ) Cd . Cd(max)
(4.35)
where c∗ represents normalization coefficients and p1, p2 are the poles.
There are methods to stabilize the circuit with some special topologies as shown in Figure 4.14.
One method is to use another cascode PMOS at the mirror output of M3, the voltage of M5 source
terminal can be thus tuned by its gate bias. This takes advantage of the channel length modulation
effect of M3 to decrease gm3; thus the second term of 4.28 can be decreased. Another method is to have
a compensation branch with low current in parallel to M3 so that gm4 can be specially tailored and
make the low frequency impedance positive. Both methods have been implemented inside the KLauS
chip.
4.5.2.4 Input Bias Tuning Voltage
The current conveyor in Figure 4.8 can transfer the DC voltage of the DAC output to the chip input
terminal. This function is used to tune the SiPM overvoltage. However, this voltage transfer function is
valid only if all the transistors in the conveyor are biased in the saturation region. Therefore, analysing
the conveyor structure can help to determine the chip input termiinal bias tuning range.
In order to bias all transistors in the saturation region, the drain-source voltage Vds and gate-source
voltage Vgs of all the transistors must be kept larger than a certain minimum value; these minimum
values are Vds(min) = 0.25V and Vgs(min) = Vds(min) + Vth (Vth is the threshold voltage for the
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Figure 4.15: The input stage voltage tuning range
transistor). According to the red remarks in Figure 4.15, the input voltage range can be expressed as1
Vds,nmos(min) < Vinput < Vcc − Vds,pmos(min)− Vth,nmos − Vds,nmos(min) (4.36)
For the AMS SiGe 0.35µm process, the NMOS threshold voltage is 0.5V and the power supply voltage
is 3.3V; thus the total bias tuning range is about 2V. If the threshold body effect has to be included,
the total range will be around 1.8-1.9V depending on the bias current Idc value.
The linearity of the input tuning voltage is affected by two factors, first the linearity of the voltage
DAC, second the voltage transfer function from V g4 (gate voltage of M4) to V s1 (source voltage of M1).
If neglecting the channel length modulation effects of all transistors, the voltage transfer function is
Vin = (1−γnmos) ·VDAC with γnmos denoting the body effect coefficient of the input NMOS transistor.
Since analysing linearity including channel length modulation of all transistors is a hugh task, it is better
to first introduce the dominant factor, which is the DC current source, and check out its influence. If
its channel length modulation is denoted as a resistor Rdc, (without any proof of the following result)
the slope of the voltage transfer function after first order linearization can be exprressed as (body effect
of PMOS M4 is suppressed by connecting source and bulk terminal together.)
d Vin
d VDAC
=
gm1gm4Rdc
gm1gm4Rdc + gm4 − gm1 − γnmos (4.37)
Second order effects should be examined by taking the second direvative:
d Vin
2
d2 VDAC
≈ gm1 − gm4
gm1gm4R
· Kn ·R · g
2
m4 +Kp ·R · g2m1
(gm1gm4R+ gm4 − gm1)2 (4.38)
Here, Kn = µncox(W/L)1 and Kp = µpcox(W/L)4 , µn and µp are mobilities of electrons and holes
inside silicon, cox is the oxide thickness, (W/L)x denotes the width and length ratio of corresponding
transistor.
Using the parameters for AMS 0.35µm technology, and setting gm1 to about 3 times as large as
gm4, 4.38 is found to be less than 1%. This proves that the integral non-linearity due to second order
effects is negligible. This is confirmed by the SPICE simulation, which is shown in Figure 6.8. The plot
1The DC current source IDC is composed of a NMOS transistor.
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Figure 4.16: Input voltage scan versus different DAC voltages
shows an input voltage scan with respect to different DAC voltages; its slope can be well described by
1-γnmos.
Another important factor that can be implied from the above calculation. The input voltage tuning
range is only about 2V. Since the scaling factor 1− γnmos is less than 1, the voltage DAC output range
(chip input voltage tuning range divided by 1− γnmos) should be larger than 2V. In principle, a rail to
rail1 output range would be good. The design of such DACs will be discussed in section 4.5.3.
4.5.2.5 Noise
The noise of the input stage can be calculated using the feedback diagram shown in Figure 4.17.
All the transistors are modeled as in section 3.4. All four transistors in Figure 4.10 as well as the DC
current source and the voltage DAC have contributions to the noise current output of the input stage.
The noise contributions of these sources can be separated into two catogeries: series noise and parallel
noise. The series noise denotes the noise that can be considered as effectively serial connected to the
input signal source, their output noise power densities usually have the term ω2 in the numerator; the
parallel noise can be considered as parallel connected to the input source and there is no term ω2 in
the numerator of the output noise power density. As will be seen later, the parallel noise consists of
the thermal noise of the DC current source; the series noise source is composed of three ingredients:
thermal noises of M1 and M4 as well as the output noise of the voltage DAC. The noise contributions
from M2 and M3 contributes to both parallel and series noise.
The noise transfer functions of all the noise sources vn1, vn2, vn3, vn4, vn,dac are listed below1:
1Rail to rail means a voltag range spans from almost zero (ground) to almost vcc (power supply).
1The output current here is the current flowing through the transistor M2.
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Figure 4.17: Feedback diagram of the input stage
H1(s) =
iout(s)
vn(1,4,dac)(s)
= − gm1gm2gm4 · s · Cd
(gm2gm4 − gm1gm3) · s · Cd + gm1gm2gm4 (4.39)
H2(s) =
iout(s)
vn2(s)
=
g2m2gm4 · s · Cd + gm1g2m2gm4
(gm2gm4 − gm1gm3) · s · Cd + gm1gm2gm4 (4.40)
H3(s) =
iout(s)
vn3(s)
=
gm1gm2gm3 · s · Cd
(gm2gm4 − gm1gm3) · s · Cd + gm1gm2gm4 (4.41)
H4(s) =
iout(s)
in(s)
=
gm1gm2gm4
(gm2gm4 − gm1gm3) · s · Cd + gm1gm2gm4 (4.42)
Despite the complex expressions of the functions, if we denote the LF input impedance 1/gm1 −
gm3/(gm2gm4) as R0, the above functions can be simplied to
H1(s) = − s · Cd
R0 · s · Cd + 1 (4.43)
H2(s) =
(gm2/gm1 · s · Cd + gm2)
R0 · s · Cd + 1 (4.44)
H3(s) =
(gm3/gm4 · s · Cd)
R0 · s · Cd + 1 (4.45)
H4(s) =
1
R0 · s · Cd + 1 (4.46)
where gms is the transconductance of the NMOS transistor used as the DC current source.
After simplification, the noise transfer functions, espically the expression 4.46, are more straight
forward. 4.46 exactly describes the input current division between two parallel connected components
Cd and R0, which certainly makes sense.
Since the noise power densities of vn and in are well defined thermal noise power densities, the
output noise power density of the input stage can be calculated taking advantage of equation 4.43 to
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4.46 and the noise transfer relation sout(ω) = sin(ω) · |H(jω)|2. The output noise power density can be
expressed as the sum of two components, which can be regarded as the effective series noise and the
effective parallel noise.
s(ω)s,cc =
ω2C2d
1 +R20C
2
dω
2 {
8kT
3
[
1
gm1
+
1
gm2
(
gm2
gm1
)2 +
1
gm3
(
gm3
gm4
)2 +
1
gm4
] + σ2DAC} (4.47)
s(ω)p,cc =
8kT
3(1 +R20C
2
dω
2)
· (gm2 + gms) (4.48)
Here, k is the Boltzmann constant, T is the absolute temperature and gms is the transconductance of
the NMOS DC current source.
There are a few important conclusions that can be drawn from the above equations. First of all,
if the current mirror is properly designed and their transistor transconductance is made much smaller
than the input NMOS (M1) and the feedback PMOS (M4), the contributions of mirror noise (M2 and
M3) to the effective series noise can be neglected. However, a very low gm2 leads to a very small
transistor size, in other words, large Vds,2 and small dynamic range (according to 4.36). Hence, there
is a trade-off between the input voltage dynamic range and the noise performance. On the other hand,
the mirror PMOS M2 has almost the same contribution as the current source NMOS in the effective
parallel noise, which is certainly a significant noise source. The calculation shows that the special input
stage topology is not ideal for low noise application, nevertheless, the voltage coupling feature enables
the usage of extremly low power DACs with nA bias current while still allowing a large curent switching
on and off all the time without any serious effects. More details will be discussed in section 4.5.7.
4.5.3 Low Power DAC
The input voltage DAC module in Figure 4.8 is one of the modules that stay always active during
the power pulsing period because the input voltage and the SiPM bias voltage need to be kept stable.
Due to the stringent power requirement of the whole system, the DAC unit must be designed with
minimum power consumption and working in the sub-threshold region. According to section 4.5.2.4,
Figure 4.18: Schematic sketch of the low power DAC
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Figure 4.19: Schematic of the subthreshold DAC Operational Amplifier
the voltage transfer function of the input stage has a slope less than 1, thus it is better to design the
output range rail to rail.
4.5.3.1 DAC Structure
The DAC inside KLauS implements a current steering structure. Figure 4.18 shows a schematic
sketch of the low power DAC. An 8-bit current source array biased by the voltage Vbias is controlled
by the selecting switches; the current is summed up at the positive terminal of the amplifier; this total
current flows into the feedback resistor of the sub-threshold amplifier and generates different voltages
at the amplifier output terminal. The feedback resistor has a nominal value of 5MΩ and the nominal
current to span the output voltage range of 3V is 600nA (thus 2.3nA for each DAC bit), which gives
a nominal power consumption of 2µW at DAC value 255. Since the amplifier output terminal has to
be able to sink the total current of the mirror array, the output stage of the sub-threshold OPA has to
use a PMOS current source instead of an NMOS because otherwise the NMOS source has to be larger
than 600nA, which is a hugh amount of power budget.
Figure 4.19 shows the schematic sketch of the low power operational amplifier in Figure 4.18. Due
to the rail to rail output voltage range requirements two source followers are added in front of the
conventional two stage differential amplifier. Because of the negative feedback scheme, the output is
connect to the input. Therefore, the input terminal needs to have almost the same rail to rail voltage
range as the output terminal. The input voltage dynamic range also requires to be as large as possible.
Because of the additional source followers, the upper limit of the input terminal voltage can be extended
by another Vgs of the input NMOS transistor, which is Vcc − Vds,pmos − Vgs,pmos + Vgs,nmos (indicated
in blue on the figure). Another capacitance (marked in red) is added for two reasons: compensation
noise filtering and stability.
4.5.3.2 Mismatch and Non-linearity
The most important concern in the DAC design is its linearity. The differential and integral non-
linearity is mainly limited by the mismatch property of the 8-bit current source array. Although the
size of the transistors inside the array are scaled properly in the design, mismatch still occurs during the
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Figure 4.20: DAC Non-linearity SPICE simulation
chip fabrication. Major mismatch sources are threshold mismatch due to doping concentration variance,
size mismatch due to lithography etc. The larger the transistor size is, the smaller the mismatch will
be. In order to bring the DAC non-linearity under control, the size of the array LSB (Least Significant
Bit) transistor has to be studied.
The transistors in the sub-threshold region (weak inversion) suffer a lot from current mismatch since
the threshold variation will have a larger impact in this region. The drain current in this working region
follows an exponential relation [101]
Id = 2nµCox
W
L
U2T · exp(
V gs− Vth
nUT
) · [1− exp(−Vds
UT
)] (4.49)
Here, n is the slope factor in the subthreshold region1, µ is the carrier mobility inside silicon, Cox is
the oxide unit capacitance, W/L is the width to length ratio of the transistor and UT is the thermal
voltage which equals to kT/q with q as the electron charge.
The variation of the transistor source current in the weak inversion region is dominated by two
error sources [102][103]: the threshold voltage variation and the transistor size mismatch; the relative
squared error of the drain current is
σ2(
∆Id
Id
) = (
gm
Id
)2σ2(∆Vth) + σ2(
∆β
β
) (4.50)
The slope factor n also contributes to the variation but is small compared to the threshold variation
[102]. According to equation 4.49, gm/Id = 1/nUT holds for transistors in the weak inversion region.
For a sepcific process, the threshold and size mismatch are always quantized with equations
σ(∆Vth) =
AV T√
WL
, σ2(
∆β
β
) =
Aβ√
WL
(4.51)
with AV T = 14.5 (mV · µm) and Aβ = 1.0 (% · µm) for AMS 0.35µm SiGe PMOS transistors.
For the DAC differential non-linearity (DNL) estimation, the final standard deviation of the mis-
match current error σ(∆I) is related to the LSB (Least Significant Bit) of the DAC current, which is
1 n = 1 + CD/Cox. CD is the capacitance of the depletion layer and Cox is the oxide unit capacitance.
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Figure 4.21: Integration and shaping stage schematic
σ(∆I) =
√
2B+1 − 1 · σ(∆Id)
Id
· LSB (4.52)
where B is the total number of bits in the DAC. By sustituting equations 4.50 and 4.51 into equation
4.52, a minimum size can be calculated for the DAC DNL standard deviation of 0.5 LSB. In order to
suppress the mismatch error, the length of the mirror transistor is set to 8 µm, and the width is 1 µm.
The layout of the 8 bit binary DAC, due to the channel width limitation and large size of the unit
transistor, cannot follow a centrod symmetric pattern1. For simplicity, the MSB and 2nd MSB are
composed of parallel connected PMOS transistors with W = 32µm and L = 8µm. The others are
simply scaled down in width accordingly.
4.5.4 Shaping and Pedestal Stabilization
The output voltage of the input stage is connected to a mirror PMOS and the detector input current
is copied to the integration path. The current mirror of the integration path (M2 and Mi) in Figure
4.10 is drawn again in Figure 4.21. Transistor Mi (with its cascode partner Mc) simply copies the
detector input current and feeds it into the processing stages. The mirror PMOS transistor Mi has
been designed as an array composed of transistors with different sizes and can be selected with CMOS
switches. The input current from the detector can be scaled down by setting the proper current mirror
ratio. There are three scalling factors inside the KLauS chip. They are 1:1, 10:1 and 40:1 respectively.
The three units belonging to the integration path (DC stablization, Passive integration and Active
filter) in Figure 4.8 are also remarked in Figure 4.21. Besides, the integration RC time constant can
also be selected as 25ns, 50ns and 100ns. This is implemented by selecting different resistors while
keeping the capacitor constant.
The duplicated current generated by Mi is integrated on the passive RC components and the inte-
gration voltage is DC coupled to an active filter, whose schemtic is shown in Figure 4.22. The filter
1Such a pattern can help to even out the mismatch error caused by the process dopong gradients during fabrication
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generates two complex poles. The transfer function of the filter is
HA.F.(s) =
Vout(s)
Vin(s)
=
2
(s · τ + 1− j)(s · τ + 1 + j) (4.53)
where j is again the imaginary unit. The shaping time constant is expressed as τ and designed to be
the same as the integration constant R · C.
The current mirror pair (M2 and Mi) can be put really close to each other in the layout in order to
reduce the mismatch. However, the random mismatch error term described in section 4.5.3 still plays
a role which makes the current flowing through the resistor R (consequencely, the pedestal voltage of
the channel since the Active Filter is DC coupled) uncertain. Therefore, a DC stabilization unit or
baseline holder (BH) with low frequency feedback loop is needed. Basically, the unit is composed of
an amplifier working in the sub-threshold region and a controlled current source (Mf in Figure 4.21).
Cascode transistors Mc and Mc’ are used to enhance the output impedance of Mi and Mf so as to make
them much large than R in the passive integration.
The structure of the BH amplifier inside the DC stabilization unit is displayed in Figure 4.23,
which is a simple differential pair biased at 20nA. The large capacitor is taking advantage of the gate
oxide capacitance Cox of MOS transistors. The typical Cox = 4.54fF/µm2 and the NMOS is of size
65µm × 44µm yields a total capacitance of about 12pF. Figure 4.24 shows an open loop AC response
of the BH amplifier, the 3dB point is located at 3Hz, and gain bandwidth product GBW=3500. The
amplifier can be simply modeled as a single pole amplification stage, and the GBW is determined by
gmx/CMOScapa, where gmx is transconductance of the BH amplifier input transistor.
By combining all individual units, the transfer function of the integration and shaping stages in
Figure 4.21 can be derived. If the BH amplifier open loop 3dB bandwidth is ω0, the DC gain is A0, the
shaping constant is τ , the integration resistor is R and the transcondcutance of Mf is gmf , the transfer
function from the copied current (Icp in Figure 4.21 to the shaping stage output voltage is
HI.S.(s) =
Vout(s)
Icp(s)
=
R · (1 + s/ω0)
gmf ·R ·A0 + (1 + s · τ)(1 + s/ω0)
:::::::::::::::::::::::::::::::::
· 2
(s · τ + 1 + j)(s · τ + 1− j) (4.54)
RC integration and DC stabilization HA.F.(s)
The transfer function contains one zero and four poles, two of which are complex poles from the active
Fig. 4.22: Schematic of the Active Filter block Fig. 4.23: Schematic of the Stabilization Amplifier
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filter. Since it is relatively difficult to derive an exact analytical expression of the two real poles,
the same approximation method used in section 4.5.2.2 can also be adopted here. In cases when
gmf ·R ·A · ω0  1/τ , the two poles can be approximated as
p1 = −1
τ
, p2 = −gmf ·R ·A0 · ω0 (4.55)
The transfer function becomes
HI.S.(s) ≈ ω0 ·R · (1 + s/ω0)(s · τ + 1)(s+ gmf ·R ·A0 · ω0) ·
2
(s · τ + 1 + j)(s · τ + 1− j) (4.56)
The inverse Laplace transform of equation 4.56 can be calculated using Matlab; the impulse response
in time domain is then
h(t) = 2
[(1− ω0τ)(gmfRA0ω0 · τ − 1)− 1] · cos(t/τ)− (gmfRA0ω0 − ω0) · τ · sin(t/τ)
[(gmfRA0ωτ − 1)2 + 1] · τ
· exp(− t
τ
)
+ 2
ω0τ − 1
(gmfRA0ω0 · τ − 1)τ exp(−
t
τ
) +
2 (gmfRA0ω0 − ω0)τexp(−gmfRA0ω0t)
τ(gmfRA0ω0τ − 1)[(gmfRA0ω0τ − 1)2 + 1]
(4.57)
Since ω0τ  1, gmf < 1mS and R=50kΩ, gmfRA0ω0 · τ  1, the equation above can be simplified to
a pretty concise expression
h(t) ≈ 2
C
· [ 1− cos( t
τ
) ] · exp(− t
τ
) (4.58)
This expression is exactly the same transfer function expression as if the low frequency baseline holder
unit was neglected, which means that the DC stabilization unit will not respond to all the frequency
components of the incoming signal because gmfRA0ω0 · τ  1 . It only reponds to the low frequecy
singals; the high frequency parts go into the processing stages as indicated in Figure 4.21. The GBW of
the BH amplifier is A0ω0 = CMOScapa/gmx. According to the condition gmfRA0ω0 · τ  1, the input
transistor transconductance gmx of the BH amplifier must be much less than CMOScapa/(gmf · R · τ),
which further sets a upper limit on the bias current of the BH amplifier differential pair.
The basic idea in the shaping stage design is to create two complex poles by the Active filter whose
real part has exactly the same expression as the real pole of the integration stage. Such a method leads
Figure 4.24: Simulation of AC open loop response of baseline holder amplifier
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Figure 4.25: 40fC charge response with BH amplifier ω0 = 3 Hz and 140Hz ( equation 4.57 )
to a waveform without any undershoot and also a relatively fast recovery time. In DC coupled systems,
such a fast recovery time can alleviate the pile-up effects from the SiPM dark noise counts. The black
curve in Figure 4.25 illustrates the unipolar waveform of a 40fC injecton charge signal with a shaping
constant of 50ns. The pulse shape is well described by equation 4.58 and shows a perfect undershoot
cancellation.
Furthermore, the DC stabilization unit also offers a possibility to provide a bipolar pulse shape.
When gmfRA0ω0·τ  1 holds, the term with sin(−t/τ) can be neglected and the term with cos(−t/τ) is
monotonic decreasing before the exponential term exp(−t/τ) dominates the function. If the bandwidth
in the BH amplifier is large enough, the term gmfRA0ω0 becomes no longer much smaller than 1.
Then equation 4.58 is no longer valid and the term with the sine function in equation 4.57 will play a
dominant role. When the coefficient of sin(−t/τ) is not negligible any more. The overall trigonometric
Figure 4.26: Response waveform for charge injection of 40fC through 35pF capacitance
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Figure 4.27: 40fC charge injection response with different shaping time
function becomes no longer monotonic, thus the overall waveform becomes bipolar. The red curve in
Figure 4.25 illustrates the numerical calculation of the response pulse shape with an open loop 3dB
bandwidth ω0 = 140Hz, which corresponds to a bias current about 1µA0 in the tail, a bipolar signal
with large undershoot can be seen on the plot. An off-chip resistor can be used to tune this bias
current inside KLauS so that by proper optimization the output pulse shape can be either uni- or
bipolar. Generally speaking, bipolar signals are normally useful in reducing the pile-up effects in AC
coupled systems because the undershoot can counteract the pile-up pulses. Nevertheless, the unipolar
output signal from KLauS is chosen finally because of its fast recovery time and the DC coupled scheme
outside KLauS (not inside KLauS!).
Since there is no voltage buffer between the integration unit and the active filter, calculating the
overall transfer function by multiplying all the transfer functions as mentioned in Chapter 3 is only an
approximation. The active shaping stage has a loading effect on the integration part due to the current
division of its load impedance. The analytical expression is actually very complex since it is a four-pole
system and will not be calculated here. The reason not to use a voltage buffer (source follower or
amplifier) is mainly because of the limiting effects on the dynamic range of the source follower as well
as the cascode transistors Mc and Mc’. Neither is an amplifier stage effective since it consumes more
power. The red dashed line in Figure 4.26 illustrates numerical calculation results using the model of
Figure 4.21, which agrees well with the data from SPICE simulations. For comparison, the waveform
given by equation 4.58 is also plotted. The pulse shape with loading effects tends to be more flat. This
can be explained by the current division: less current is integrated on the capacitance and the effective
time constant becomes larger by all the capacitance effects of the shaping unit. The undershoot is still
eliminated by the filter scheme. However, the waveform is extended by about 100ns.
Figure 4.27 shows the SPICE simulation of the charge injection response with different shaping
time constants. According to equation 4.57 and 4.58, the peak voltage of the response pulse should
stay constant with respect to different shaping time contants. However, the simulation result shows a
decreasing tendency in the maximum output voltage. This can be explained by the parasitic effects of
the passive components. Since doubling the constant means doubling the number of components used,
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Fig. 4.28: Peak voltage and pulse width Fig. 4.29: Current pulse integrated on RC circuit
the bulk parasitic capacitance associated with polysilicon resistors are also doubled, thus decreasing
the peak voltage. As will be seen later, although increasing the shaping time constant diminishes the
electrnoic noise of the chip, the charge to voltage conversion factor also decreases. Therefore, a larger
shaping time constant does not necessarily increase the system signal to noise ratio.
4.5.5 Charge Collection Efficiency
The charge collection efficiency of the readout electronics is also known as the balistic deficit
[104], which desribes the ability of a circuit in terms of charge collection. The problem is illustrated by
Figure 4.28. Suppose several current pulses carry the same amount of charge, but their pulse widths
tw are different. The longer the pulse duration, the less the output peak voltage will be. This can be
explained by the fact that the system response time (usually of the order of the shaping time constant)
is of the same order as the current pulse width. The system already starts to discharge the integrated
charge signal before it finishes collecting it. A good example would be a current pulse integrated on
a RC circuit as shown in Figure 4.29. Once the current pulse width is noticable compared to the RC
constant, the discharge path through the resistor will cancel out the charge collected on the capacitor.
As a first order approximation, the detector can be modeled as a step voltage source in series with a
capacitor Cd (simplified model described in Chapter 2), i.e. a delta current source plus a capacitance in
Fig. 4.30: Detector equivalent curcuit with KLauS input stage Fig. 4.31: Copied current shapes Icp
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Figure 4.32: Charge collection efficiency w.r.t different Cd (left) and R0 (right)
parallel according to Norton’s Theorem. And the input impedance of KLauS can also be considered as
a resistive load. Therefore, the analysis of the chip charge collection efficiency (shown in Figure 4.30)
should be similar to the RC discharge shown in Figure 4.29. Since the single pixel current signal from
the detector is always the same (pixel avalanche current), analysing the charge collection efficiency of
the chip is equivalent to analysing the peak voltage variation in terms of the pixel charge quantity with
respect to different detector capacitance.
Nevertheless, as will be seen below, due to the gate-source and gate-drain capacitance of the input
transistor M1, the problem gets more complicated. For simplicity, these two parasitics are again replaced
by an effective capacitor Ceff as in section 4.5.2.3. Using the schematic in Figure 4.30 and assuming
the mirror ratio of Mi to M2 is 1, the current transfer function from the detector current source Id to
the integration stage copied current Icp can be expressed as
Hi(s) =
Icp(s)
Id(s)
=
1
Cd · Ceff
gm1 · gm4 · s
2 +
Ceff
gm1
· s+ Cd ·R0 · s+ 1
(4.59)
Here, Cd denotes the detector capacitance and R0 is the DC input impedance of the input stage. Once
the effective capacitor is small compared to the detector capacitance, the transfer function has two real
poles, which are approximately located at
p1 ≈ −gm1 · gm4
Cd · Ceff , p2 ≈ −
gm4
Cd
− R0 · gm1 · gm4
Ceff
(4.60)
Increasing the detector capacitance means decreasing the real poles and lowering the bandwidth such
that the current pulse has a slower decay time and rising time. In these cases, the copied current Icp
has more or less the same wave shape as the simple RC circuit. The smaller the detector capacitance
Cd, the faster the current pulse. They are shown as the blue (small Cd) and green (large Cd) curves in
Figure 4.31. The integration and shaping units only collects the current within a certain time window
(simplified as a gray box in the figure). Thus a larger Cd in turn leads to less charge collection.
When Ceff is large enough, the two poles become complex. Then the current has the shape of
sine wave while its amplitude envelope is an exponential decay function (shown as the black and read
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Figure 4.33: Channel response from SPICE simulation with Cd from 2pF to 200pF
curves in Figure 4.31). Increasing the detector capacitance still leads to a slower time constant, the
current peaking time and amplitude get smaller (red compared to black curve). However, at the same
time less negative undershoot parts are integrated inside the gray box. Since the undershoot means
cancellation of the charge before, there is the possibility that the final output peak voltage (after the
gray box integration) of the red curve is larger than the output peak voltage of the black curve.
A comprehensive analysis of the balistic deficit is an extremely difficult task. The results will be
concluded below without any further calculation1.
First of all, the efficiency/peak voltage after the shaper is tightly related to Ceff , Cd and the DC
input resistance R0. If R0 is fixed, the charge collection efficiency should decrease as the detector
capacitance increases. But for large Ceff , the efficiency is no longer monotonic with respect to Cd.
It will first increase and then decrease as the detector size and capacitance increase. The left plot of
Figure 4.32 illustrates a numerical calculation of four efficiency curves with Ceff = 0, 150fF , 250fF
,350fF and R0 = 130Ω. The output peak voltage after the shaper also changes with respect to DC
input resistance R0. For a R0 range from 30Ω to 140Ω, the peak voltage variation is below 5%. The
calculated peak voltage after the shaper is shown on the right plot of Figure 4.32.
The peaking time of the output waveform also changes with respect to Cd. The larger the capaci-
tance, the later the peaking time. Figure 4.33 shows a set of SPICE simulation results of the KLauS
channel output waveform of a 200fF charge injection test. The detector capacitance is set from 2pF
to 200pF. A clear phase shift is seen on the plot. The shape of the simulated peak voltage agrees well
with the numerical calculation shown in Figure 4.32.
4.5.6 Noise Performance
The total output noise voltage of the KLauS chip should include the contributions from all the
active and passive components inside the channel. The most prominent contribution comes from the
input stage/current conveyor because it is amplified by all the later stages. These noise contributions
from the input stage are related to the detector capacitance Cd. They are further categorized into the
1Simplified analytical approach is give in Appendix B
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series noise σs and the parallel noise σp. Their noise power densities at the output terminal of the
conveyor have already been calculated in section 4.5.2.5. Noise from the integration and shaping stages
are not related to Cd. Usually, they only contribute as a constant plateau in the final noise output.
The most prominent noise source in the later stages is the thermal noise σ0 from the transistor Mi in
Figure 4.21 .
The final noise output is
σout = σs ⊕ σp ⊕ σ0 ⊕ σother (4.61)
where σother denotes all the remaining noise sources in the integration and shaping stages, which can
be treated as a constant value under all detector capacitance conditions.
The series and parallel noise current power density at the integration current branch have already
been analysed in section 4.5.2.5. The transfer function HI.S.(s) from the integration current to the final
output voltage is approximately described by equation 4.56; if the mirror ratio of Mi and M2 in Figure
4.21 is assumed to be 1, the output noise power density can be simply calculated by
ss/p,out(ω) = s(ω)s,cc/p,cc · |HI.S.(ω)|2 (4.62)
If the baseline holder amplifier has GBW · τ  1, the series noise voltage is
σ2s =
(2R)2 ·Xn
R20
·
∫ +∞
0
ω2C2dR
2
0
(1 + ω2R20C
2
d)(1 + ω2τ2)[1 + (ωτ − 1)2][1 + (ωτ + 1)2]
dω (4.63)
where Xn is defined as
Xn = {8kT3 · [
1
gm1
+
1
gm2
(
gm2
gm1
)2 +
1
gm3
(
gm3
gm4
)2 +
1
gm4
] + σ2DAC} (4.64)
An explicit expression for the integral in equation 4.63 (denoted as (
∫
 · dω)s below) is
(
∫
 · dω)s = pi · 6(CdR0)
6 − 10(CdR0)5τ + 5(CdR0)4τ2 − (CdR0)2τ4
20 · τ · [4(CdR0)6 − 4(CdR0)4 · τ2 + (CdR0)2 · τ4 − τ6]
(4.65)
Taking its taylor expansion yields
(
∫
 · dω)s ≈ pi20 · τ · [ (
CdR0
τ
)2 − 4(CdR0
τ
)4] + o(C5d) (4.66)
Finally, the output series noise can be approximated by a relatively concise expression
σ2s ≈
pi ·R2 ·Xn
5 ·R20 · τ
· [ (CdR0
τ
)2 − 4(CdR0
τ
)4 ] (4.67)
According to the analysis of equation 4.48, the output parallel noise can be calculated using the
same method:
σ2p =
8kT (2R)2(gm2 + gms)
3
∫ +∞
0
1
(1 + ω2R20C
2
d)(1 + ω2τ2)[1 + (ωτ − 1)2][1 + (ωτ + 1)2]
dω (4.68)
The integral (denoted as (
∫
 ·dω)p below) can be explicitly expressed by a fraction with high order
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polynomials.
(
∫
 · dω)p = pi · 20(CdR0)
5τ − 22(CdR0)4τ2 + 5(CdR0)4τ2 − 3τ6
40 · τ · [4(CdR0)6 − 4(CdR0)4 · τ2 + (CdR0)2 · τ4 − τ6]
(4.69)
Its second order taylor expansion is
(
∫
 · dω)p = pi40 · τ · [ 3− (
CdR0
τ
)2] + o(C4d) (4.70)
For detector capacitance up to 300pF, the second term in the above equation can always be neglected
compared to the constant term. In addition, due to the same reason in section 4.5.5, the pole introduced
by the parasitic capacitor in the input stage leads to an increase of the output parallel noise voltage for
an increasing detector capacitance. This in turn also, to some extent, compensates the second term.
Therefore, the output parallel noise can be further approximated by one constant value:
σ2p ≈
4kT · pi ·R2 · (gm2 + gms)
5 · τ (4.71)
The output noise voltage portion from the mirror transistor Mi is
σ20 =
8kT · (2R)2 · gmi
3 ·R20
·
∫ +∞
0
dω
(1 + ω2τ2)[1 + (ωτ − 1)2][1 + (ωτ + 1)2] (4.72)
Here gmi represents its transconductance. By computing the integral, σ20 is
σ20 =
32kT ·R2 · gmi · pi
5 ·R20 · τ
(4.73)
The total output noise is the sum of all the noise terms described above.
σout =
√
σ20 + σ2s + σ2p + σ
2
other ≈
√
A · (Cd ·R0/τ)2 − 4A · (Cd ·R0/τ)4 +B (4.74)
where A and B are constants with respect to the detector capacitance Cd; they are defined as
A =
pi ·R2 ·Xn
5 · τ , B = σ
2
p + σ
2
0 + σ
2
other (4.75)
Clearly, the noise increases with the detector size and also decreases with the shaping constant τ .
Nevertheless, a longer shaping constant also leads to more significant pile-up effects when the incoming
data rate is high.
Figure 4.34 shows a simulation result of the output noise as a function of the detector capacitance
together with its ingredients (M1, M2, M3, M4 and the current source NMOS in the input stage; Mi
in the integraion path). Since the DAC is biased in the sub-threshold region, its noise current is alway
negligible compared to other transistors biased in the saturation mode (strong inversion). σp, σs and
σ0 contribute nearly 60% to the total noise. A fit curve using equation 4.74 has also been plotted on
Figure 4.34. The formula agrees with the noise calculation quite well despite that the parasitic and
loading effects included in the SPICE simulation have only been neglected in the calculation. Noise
from transistors M1-M4 in the input stage all increase with respect to Cd. Since in the design gm3 is set
close to gm4, the two transistors have almost the same noise slope with respect to Cd. M1 is designed
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Figure 4.34: Output noise and its ingredients for Cd from 2pF to 200pF
to have a much larger gm1 in order to keep the input impedance small and stabilize the input stage
as much as possible; thus the noise slope is much smaller compared to M3 and M4. Although M2 has
a smaller transconductance compared to M1, its noise slope is scaled down by gm2/gm1 as indicated
by 4.64. M2 is the only transistor which contributes to both series and parallel noise, hence the pink
dots have an offset at zero Cd. The noise behaviour has a totally different Cd dependence compared
to a conventional charge sensitive readout system, which is perfectly linear with respect to Cd. For
smaller detector size, the noise is dominanted by the parallel noise; for larger capacitance, the main
contribution is taken over by the series noise. Further chip improvement can be made by optimizing
these two contributions according to the specific detector capacitance in the system.
4.5.7 Power Pulsing
The power pulsing scheme is used to save power consumption and avoid unnecessary heat dissipation
of the electronics system. The modules remaining working during the whole power pulsing period are
the voltage DAC module, which only consumes nW power, and the bias generators, which are shared
by all the channels. The bias current of other modules is switched off to save power. Special features
such as the input voltage and the system recovery time are analysed and simulated in this section.
Fig. 4.35: Vin vs. bias current Fig. 4.36: Vin during power pulsing
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Fig. 4.37: Vout during power pulsing Fig. 4.38: Zoom of Vout recovery
In order to guarantee the stability of the SiPM system, the bias voltage of the detector requires to
be as stable as possible during power pulsing. Since the input stage bias current is also switched off
during the power ”off” stage, the input voltage needs to have a week dependence on Ibias. According
to equation 4.37, the voltage transfer function between VDAC and Vinput follows a linear relation
Vinput = (1 − γNMOS)VDAC if the channel length modulation effect is neglected. Ideally, γNMOS is a
constant which is not affected by the transistor biasing condition. If VDAC is kept constant, no matter
how the bias current changes inside the input NMOS transistor M1 in Figure 4.15 , the input voltage
should always stay constant. Nevertheless, in reality, small variations are still observable due to the
small variation of γNMOS as well as the channel length modulation effect.
Figure 4.35 shows a DC simulation scan of the input terminal voltage versus different values of
the input stage bias current. A variation of merely 20mV is observed in the SPICE simulation. This
corresponds only to about 1% of the SiPM bias overvoltage (2V). Figure 4.36 shows a simulation plot
of the input voltage during the power pulsing period. The chip is power-pulsed by a 50Hz clock with
duty cycle 50%. Despite the glitches at the switching moments, the input voltage follows quite well
the prediction. The normal working condition of the input stage needs a DC current of about 200µA
and it is switched to about 300nA during off-time; therefore, the voltage variation is less than 10mV
according to Figure 4.35. The recovery time of the input terminal voltage is determined by the DAC
terminal in Figure 4.10. As described in section 4.5.3, the voltage DAC is biased with very small
current, thus it takes more time for this current to discharge the charge quantity collected during
the glitches. Nevertheless, the recovery time for the input voltage is of order O(50µs) and is always
negligible compared to the large power on/off duration ( O(10ms) ).
Figure 4.37 shows a SPICE simulation waveform of the output voltage using the same clock as
above. Glitches only exist at the transistion from power off to power on. A charge injection test is
carried out at the time in the middle of the “on” time and the zoomed response waveform is displayed
on the plot. No difference with respect to the wavform shown in Figure 4.26 has been observed. During
the “off” stage, the shaper amplifier is powered off, the output pedestal voltage cannot be held any more
and stays at a relative low value. Figure 4.38 shows a zoom plot of the recovery glitch. The recovery
time of the output glitch is composed of two parts. The fast part comes from the shaper amplifer due
to its large bias current and the slow part comes from the baseline holder amplifer due to its nA bias
current as described in section 4.5.4. The total recovery time of the output stage is of order O(100ns)
and is always negligible compared to the long power on/off time duration ( O(10ms) ).
The last important point of power pulsing is that the noise performance will be enhanced and
the measured noise standard deviation will be smaller than the value predicted in section 4.5.6. This
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problem can be analysed by using the Frequency Modulation theory.
The power-pulsed output noise σpp can be considered as modulating the normal steady state noise
(equation 4.74, denoted as σst here) by an periodic square wave Up(t):
σpp(t) = σst(t) · Up(t) (4.76)
For simplicity, the periodic square wave Up(t) can be defined as
Up(t) =
{
1 −T/4 < t < T/4
0 −T/2 < t < −T/4, T/4 < t < T/2 (4.77)
Up(t) can be further decomposed by Fourier Series to a sum of trigonometric functions with base
frequency at ω0, which is the frequency of the power pulsing clock:
Up(t) =
2
pi
∞∑
n=1
(−1)n−1
2n− 1 · cos[(2n− 1) · ω0t] +
1
2
(4.78)
The power-pulsed noise can then be expressed as
σpp =
σst
2
+
2
pi
∞∑
n=1
(−1)n−1
2n− 1 · cos[(2n− 1) · ω0t] · σst (4.79)
According to the Frequency Modulation theory, because the Fourier Transform of the cosine function is
δ(ω+(2n−1)ω0)+δ(ω− (2n−1)ω0), equation 4.79 means shifting the steady noise power at frequency
ω sst(ω) upward and downward by (2n−1)ω0 and then scaling them by a factor of (−1)n−1/pi(2n−1).
Nevertheless, part of the shifted noise power terms sst[ω + (2n− 1)ω0] and sst[ω − (2n− 1)ω0] will fall
out of the frequency integration range [0 +∞]. Therefore, by integrating the noise power, the power
pulsed output noise has the following relation:
σ2pulsed =
∫ +∞
0
{sst(ω)
2
+
1
pi
∞∑
n=1
(−1)n−1
2n− 1 · {sst[ω + (2n− 1)ω0] + sst[ω − (2n− 1)ω0]}}dω
<
∫ ∞
0
{
∞∑
n=1
(−1)n−1
pi · (2n− 1) +
1
2
} · sst(ω)dω
<
∫ ∞
0
sst(ω)dω = σ2st (4.80)
The exact noise variance for the power pulsing mode is related to the frequency and the duty cycle
of the power clock (these two parameters determine the Fourier series 4.78). A higher ω0 will certainly
lead to less noise in the pulsed output signal. As a rule of thumb, using a duty cycle of 50% and a
power pulsing frequency of 1KHz, the noise is expected to be about 20% less than the standby noise
without power pulsing.
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Chapter 5
Silicon Photomultiplier Fast Timing
Readout
Fast and precise timing measurements of Silicon Photomultipliers are much more complicated than
the charge output measurements. Generally speaking, charge collection is a relative slow process which
is of the order of a few tens of nanoseconds due to the shaping time. In contrast, precise timing readout
has to process and discriminate the fast signal within the first hundreds of picoseconds. In such a time
domain, all parasitics will influence the measurement and all minor effects should be taken care of.
The resolution of the fast timing pick-off can be affected by numerous error sources. However,
as illustratrated in Figure 5.1, they can be catogerized into two types: time walk and time jitter.
Time walk means the variation of the timing stamps due to different signal amplitudes; the larger the
amplitude the earlier the timing stamp. This error can be corrected oﬄine by using the singal amplitude
information. Time jitter refers to the statistical fluctuation of the timing stamps due to noise sources
inside the circuit. The jitter is determined by σsys/K, where σsys is the total noise of the detector and
readout system and K is the signal slope at the discrimination moment. The systematic noise σsys
include the stochastic fluctuations of the carrier creation and the avalanche buildup timing uncertainty
as well as the noise of the discrimination electronics. The slope K is limited by the detector parasitics,
the amplifier bandwidth etc. In this chapter, most of the factors will be discussed and emphasis is put
on the design of signal processing and discrimination circuits for an ultra high timing resolution.
Figure 5.1: Different error sources in timing pick-off circuits
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5.1 Detector Intrinsic Timing Resolution
Photon-electron generation and avalanche triggering inside the SiPM pixel is a really complex pro-
cess. There are timing error sources associated with each step of this process. The error sources are
discussed below.
First of all, due to the photon detection efficiency, charge carrier generation is a statistical process.
The first electron-hole pair creation can happen at any time within the light pulse duration. This is
usually the major error source for low PDE wavelength light signal measurements. This uncertainly
can be eliminated by providing a short light pulse (a few tens of picoseconds) whose duration is much
less than the SiPM intrinsic timing resolution.
Secondly, if the carriers are created close to the high electric field multiplication region, they will
start to drift and then trigger impact ionization. The exact starting moment of the avalanche is also
stochastic because the ionization coefficient only describes the avalanche probability. This fluctuation
is the ultimate timing uncertainty that the system is limited to. Increasing the over-voltage helps to
increase the ionization coefficient and thus to improve the performance. However, this is with the
sacrifice of higher pile-ups from thermal noise pulses, thus a trade-off for the overvoltage has to be
made for every photon detection system.
Once the avalanche happens at the seed postion inside the multiplication zone, it soon reaches the
steady current at that specific position. Thereafter, the avalanche starts to propagate to the whole
pixel area via two methods, multiplication assisted diffusion [105] and photon assisted spread [106].
Multiplication assisted diffusion means that the avalanche around the seed point is triggered by the
avalache generated carriers at the seed position, which is proven to be the most dominant propagation
method inside the SiPM pixels. The multiplication assisted avalanche propagation speed is affected by
the position of the seed point, as will be discussed later; points far away from the detector center will
have slower propagation speed, thus, yielding slower signal slope; this in turn again affects the timing
resolution.
For carriers generated in the undepleted neutral region, the minor carriers have to diffuse into the
dipleted region first. It introduces one more timing error source, which will show up as a long tail in
the single pixel timing spectrum.
As long as the avalanche current becomes large enough, the voltage drop on the passive quenching
element will stop the impact ionization. This passive element is a relatively large resistor of the order
of hundreds of kilo-ohms whose thermal noise should be understood. Besides, the parasitic asocciated
with the resistor as described in section 2.4 also has an effect on the detector current. This parasitic is
believed to have a positive effect since it helps to increase the output signal slope.
In addition to all the effects above, the noise sources discussed in the last chapter should also be
taken into account.
All the factors are listed below with their effect indicated. Some of them will introduce more signal
fluctuations (belongs to σsys); the others will affect the signal slope (K). In this chapter, a detailed
description or analysis will be provided for all these effects except for the first one, which can be easily
eliminated by an external apparatus.
• Finite Light Pulse Width Effect (fluctuation)
• Avalanche Buildup Process (fluctuation)
• Avalanche Propagation Process (slope)
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• Minor Carrier Diffusion for Non-peaking Wavelength in PDE (fluctuation)
• Detector Parasitic Capacitor (slope)
• Noise Source in Passive Quenching Elements (fluctuation)
• Pixel Uniforimity (slope)
• Thermal Noise Pile-up Effects (fluctuation)
• Detector Leakage Current (fluctuation)
5.1.1 Single Photon Timing Response
After the carriers has been generated inside the depletion zone, they will pass through the depleted
area with a saturation velocity; the time they need to pass a distance of 1µm is about 10ps. Therefore,
the upper limit of the avalanche starting time fluctuations is about 10ps/µm [107]. Nevertheless, this
fluctuation is always overwhelmed by other error sources in the whole detector system.
The impact ionization is first triggered by one charge carrier seed; then the localized avalanche
builds up at this specific seed point. Figure 5.2 [107] shows a Monte Carlo simulation of the very
beginning of the current induced by an avalanche. It shows that at the very beginning when the carrier
number is below 100 and the current below 1µA, the timing uncertainly by measuring the current
crossing certain thresholds below 1µA is quite large, until the statistical effects during the avalanche
buildup are averaged out by the large number of carriers (the current exceeds 1µA).
Fig. 5.2: Fluctuations in avalanche buildup [107] Fig. 5.3: Output voltage for different positions [107]
The electron-hole pairs generated in this first filament will gradually build up a space charge; their
additional electric field partially cancels out the depletion high electric field and prevents the current
from further growing thus reaching a steady state, whose value is determined by the overvoltage Vov
and the space charge effective resistance Rcp. Usually, one contact of the pixel PN junction is always
connected via the bulk to metal contacts. Therefore, the bulk resistance Rbk also affects the steady
state current, which is Is = Vov/(Rcp + Rbk). Since the voltage drop across the quenching resistor
due to this current is very small (the avalanche is localized at the seed point before it spreads to the
whole pixel), there is no quenching effect happening yet. When the filament propagates to the whole
detector area, more and more points will be fired. Once the activated area becomes large enough,
its corresponding current will generate a voltage drop on the quenching resistor and the total voltage
across the PN junction drops to the breakdown voltage such that the whole avalanche process stops.
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Two methods are available for avalanche propagation, namely, multiplication assisted hot-carrier
diffusion and photon assisted spreading. The hot-carrier generated in the first seed filament will diffuse
to the soroundings with a propagation speed vp = 2
√
D/τm. D is the mean diffusion coefficient of hot
carriers and 1/τm is the multiplication rate. The problem coming with hot-carrier diffusion is that the
current rising slope is seed position dependent. For a seed point at the edge of the detector pixel area,
it will take more time for the avalanche to reach the other end of the depletion zone, leading to a slower
signal rise with respect to case where the seed sits in the center. Figure 5.3 shows a measurement of
the output waveform for a light spot at the center and the edge of the detector pixel area. The centered
photon response is faster than the other as expected. Increasing the excess voltage will enhance the
multiplication rate 1/τm, yielding a faster diffusion speed. The photon-assisted spreading is mainly
due to the secondary photons emmited during impact ionization. The emitted photon spectrum is
located in the NIR region. It corresponds to an absorbing distance of tens of microns away from the
emmision point. It is expected to be more dominant in large detectors such as APDs with reach through
structure. For silicon photonmultiplier whose pixel pitch size less than 100µm, the hot-carrier diffusion
is the most important process in the avalanche propagation.
Figure 5.4: Response for different light spots [108]
A position dependent timing uncertainty has also been observed [108] and the result is displayed
in Figure 5.4. The center pixel of a SiPM sensor is irritated by a pulsed laser with FWHM of 50ps.
The laser spot has been focused within a diameter of 1µm and moved through the whole detector pixel
area. Different timing precision has been recorded. Spots closed to the edge will have a significant
timing performance degradation. The main explaination for this is the avalanche propagation speed
difference. Due to the same reason, an unfocused light spot will also lead to a worse timing performance
because of the uncertainty of the avalanche seed point position [109]. Pixels at different positions of the
SiPM sensor have also been scanned, which is also illustrated in Figure 5.4. Pixels at the edge of the
detector usually have a larger timing uncertainty than the pixels in the middle. Certainly, this is due to
the avalanche propagation; this interesting phenomenon can be expalined by the difference of the bulk
resistance for different positions. Usually, the anode (p-on-n structure) or cathode (n or p structure) of
all the pixels are connected on the silicon die, which is further connected via one metal contact to the
external voltage source. In principle, the silicon die has its own characteristic resistance. Depending
on how far away each pixel is from the metal contact, farther pixels will have to experience more bulk
resistance since the avalanche current will finally flows into the metal contact. According to the steady
state current formula, more bulk resistance will lead to less current, thus slower current slope. The
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timing performance can get even more complicated if the doping concentration and electric field are
not uniform. Different space charge resistance will also have to be taken into account in addition to
the bulk resistance effect.
Fig. 5.5: Illustration of minor carrier diffusion [110] Fig. 5.6: Long tail in SPTR due to diffusion [111]
Another well ackonwledged problem deterioating the single photon timing response is the minor
carrier diffusion especially for low PDE wavelength. The problem is illustrated in Figure 5.5. When the
light penetrates the detector active area and reaches the neutral region underneath the junction, the
carriers generated there will have to diffuse into the high electric field region to trigger an avalanche.
This is more prominent especially for low PED wavelength because higher PDE means carrier generation
closer to the depletion zone. This diffusion will cause a long tail in the single photon timing response
as shown in Figure 5.6.
This problem can be partial solved by reducing the diffusion area. The idea [112] is to adpat a
pattened twin well under the depletion region as shown in Figure 5.7. The p++ doping between the
epi layer and the substrate is introduced to reduce the path resistance as explained in Figure 2.9 in
Chapter 2. Once the bias voltage is sufficiently high, the junction of n substrate and p epi will extend
to the avalanche zone because the epi layer has a lower doping concentrate. Therefore, the diffusion
area is minimized and the tail will disappear.
Figure 5.7: Profile of pattened twin well junction [112]
5.1.2 Parasitic Effects
Figure 5.8(a) shows again the equivalent circuit of the SiPM detector described in section 2.4. As
will be seen later, the parasitic capacitor Cq plays an important role in time pick-off measurements
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(a) (b)
Figure 5.8: (a) detector equivalent circuit (b) simplified circuit for signal rising edge
because this particular capacitor affects significantly the signal rising slope, thus the time walk and
jitter performance.
As already mentioned in section 2.4, the pixel avalanche can be modeled as closing the switch “s”
in Figure 5.8(a). In principle, a comprehensive circuit response after closing the switch can be analysed
by using Kirchhoff’s Law and solving the corresponding circuit differential equations. However, the
solution to these equations is not at all concise and offers almost no useful insight to the circuit design.
In order to simplify the problem, an approximation can be made by ignoring the quenching resistor R∗q
(marked red in Figure 2.4) in the un-triggered pixels. The remaining circuit can be reformed as Figure
5.8(b). C∗d denotes (C
∗
q +Cd)//Cs and Vov equals Vbias−Vbr. Although neglecting R∗q has a quite large
error in describing the singals after about 5ns, the approximation at the rising edge within the first
100ps follows quite well the real output signal pulse. This can be easily understood since R∗q merely
affects the slow components in the frequency domain when a relative large capacitor C∗q is connected in
parallel. Figure 5.9 shows the SPICE simulation results of the current flowing in the external resistor
Rex with and without R∗q . A zoom of the first 500ps shows an error less than 2% using the simplified
model during the first 200ps. If the discrmination threshold is set at half of the maximum, only the
first tens of picoseconds will affect the timing accuracy. Therefore, despite the large error after 5ns, the
simplified model is still eligible for circuit analysis in terms of its fast timing performance.
The SPICE simulation of the detector performance includes mimicing the avalanche triggering and
quenching processes by closing and opening of the switch “s”. The output signal starts to rise up
after closing the switch, reaches its maximum and then quenches back to zero after the switch opens
again later. The time pick-off performance is only influenced by the rising edge of the output signal.
Therefore, the analysis will be concentrated merely on the moment of closing the switch and several tens
of picoseconds thereafter. The behaviour of opening the switch or the quenching will not be discussed
here.
The AC signal differential equations and initial conditions for the circuit at the switch closing
moment are
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Figure 5.9: (a) Output current signal in resistor Rex; (b) zoom of the first 500ps

Cpxl · d U(t)
dt
+
U(t)
Rd
=
Vout(t)
Rd
+ Cpxl · d Vout(t)
dt
− Cq · d U(t)
dt
− U(t)− Vov
Rq
− Cq · d U(t)
dt
− U(t)− Vov
Rq
= C∗d ·
d Vout(t)
dt
+
Vout(t)
Rex
(5.1)
U(0) = Vov , Vout(0) = 0 (5.2)
Since the coefficients are all constants, the Laplace Transform can be used to solve the equations.
Assuming U(t)
 U(s), Vout(t)
 Vout(s) , d U(t)/dt
 s ·U(s)−U(0) , d Vout(t)/dt
 s ·Vout(s) and
Vov 
 Vov/s, the transformed equations are

CpxlsU(s)− CpxlVov + U(s)
Rd
=
Vout(s)
Rd
+ CpxlsVout(s)− CqsU(s) + CqsVov − U(s)− Vov/s
Rq
− CqsU(s) + CqVov − U(s)− Vov/s
Rq
= C∗dsVout(s) +
Vout(s)
Rex
(5.3)
For simplity, Cpxl · Rd is denoted as τp, Cq · Rq as τq and C∗d · Rex as τe. Then the s-domain solution
of output voltage Vout(s) is
Vout(s) =
Rex · (Vov + s · τqVov)
s · (A0 · s2 +A1 · s+A2)
(5.4)
A0 = τpτqRex + τeτqRd + τeτpRq
A1 = (τq + τe)Rd + (τp + τq)Rex + (τp + τe)Rq
A2 = Rq +Rd +Rex
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For the typical SiPM parameters (Table 5.1), the constants in the equation above can be simplified as
A0 ≈ τeτpRq , A1 ≈ (τe + τp) ·Rq , A2 ≈ Rq (5.5)
Then, the three poles of equation Vout(s) are
p1 = 0 , p2 ≈ −1/τe , p3 ≈ −1/τp (5.6)
Taking the inverse Laplace Transform of the equation yields the time domain expression of Vout(t):
Vout(t) ≈ Rex · Vov
Rq
· [ 1 + (τp − τq)
(τe − τp) · exp(−
t
τp
)− (τe − τq)
(τe − τp) · exp(−
t
τe
) ] (5.7)
And its time direvative is
V
′
out(t) =
Rex · Vov
Rq
· [ τe − τq
τe · (τe − τp) · exp(−
t
τe
) +
τq − τp
τp · (τe − τp) · exp(−
t
τp
) ] (5.8)
The signal slope at the avalanche starting point (t=0) can be used to evaluate speed and the jitter
performance, which is
V
′
out(0) =
Rex · Vov
Rq
· τq
τe · τp =
Vov · Cq · (Cq + Cpxl)
Rd · Cpxl · (N · Cq · Cpxl + Cs · Cq + Cs · Cpxl) (5.9)
As implied by the equation above, V
′
out(0) is approximately proportional to Cq, which means a larger
Cq leads to a faster slope, thus, a smaller time jitter. So is the case for a smaller pixel size (smaller
Cpxl leads to faster slope). Detector developers have already taken advantage of this parasitic effect to
improve the detector single photon timing performance. Since the parasitic capacitor comes from the
stray effects of the conducting trace and the active junction, a wider trace helps to enhance the stray
effect. Figure 5.10 shows several developed sensor samples from Hamamatsu. The middle one has a
smaller pixel size and the right one has a wider trace. The latter two have about 20ps to 30ps less time
jitter than the standard original design, which is the left one in the picture [85]. Other methods such as
changing the junction boundry structure also helps to enlarge the stray capacitance and further reduce
the time jitter. More details can be found in [113].
Figure 5.10: Standard design (L) , smaller pixel (M) and wider trace (R) of MPPC pixel
Equation 5.9 also explains why a larger detector size has a worse timing resolution. The Hamamatsu
MPPC s10632-11 (1 ×1 mm2) series has a intrinsic single photon resolution about 160ps FWHM, while
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the FWHM of the MPPC S10632-33 (3 × 3 mm2) is more than 600ps [1]. The latter has almost 9 times
more pixels. In addition to the effect of “N” in denominator of equation 5.9, a higher pixel number
integration also leads to a larger Cs (the trace - silicon bulk capacitance; the more the trace, the larger
the capacitance); it is roughly proportional to the detector trace effective area.
Figure 5.11 shows a series of output voltage pulses on Rex simulated using the parameter in Table
5.1 except that Rq is set to 1MΩ (value used in MEPhI SiPM, in which an overshoot is observed at
room temprature) and Cq is set to three different values. According to equation 5.8, τq, τe  τp, the
output wavefrom should remain monotonic before quenching if τe > τq, which means once Cq or Rq
becomes too large, an overshoot appears (no longer monotonic). The fast components in the waveforms
come from the overshoot, and the slow components come from the quenching effects. Meaurements
with Hamamatsu MPPC under cryogenic temperatures have shown a similar waveform shape (Figure
5.12). This can be explained by the increase of the polysilicon quenching resistance at extremely low
temperatures.
Fig. 5.11: Overshoot with different Cq value Fig. 5.12: MPPC pixel Vout at low temperature [63]
The output current can also be used for threshold discrimination in the readout electronics. The
current slope at the avalanche moment (t = 0) is
I
′
out(0) =
V ′out(0)
Rex
=
Vov · Cq · (Cq + Cpxl)
Rd ·Rex · Cpxl · (N · Cq · Cpxl + Cs · Cq + Cs · Cpxl) (5.10)
A smaller Rex leads to a faster slope and lower time jitter. Rex is normally the input impedance of the
readout electroncis input stage. But as will be explored in section 5.2.1, the input impedance also has
a bandwidth limit such that Rex is no longer constant (similar to the KLauS chip input impedance).
The analysis method of solving the differential equations using the Laplace transform will no longer be
valid in the analysis of the CMOS chip design.
The problem of a non-constant Rex can be solved by approximating the pixel current as a signal
source which is not affected by the output impedance and then propagating this pixel current using
s-domain signal transfer theory described in Chapter 3. According to equation 5.3, if U(s) is replaced
by id(s) · Rd + Vout(s) and dU(s)/dt by s · i(s) · Rd + Vov + s · Vout(s), the solution for the detector
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current id in resistor Rd is
id(s) =
Rd · i0 · (B0 · s2 +B1 · s+ 1)
s · (A0 · s2 +A1 · s+A2)
(5.11)
B0 = τeτqCpxl/C∗d + τeτqCpxl/Cq + τeτq
B1 = (1 + Cpxl/C∗d) · τe + (1 + Cpxl/Cq) · τq
i0 = Vov/Rd
A0, A1 and A2 are the same parameters used in equation 5.5. Since Cpxl/Cq  1 Cpxl/C∗d , the zeros
of the above equation can be approximated as
z1 ≈ −1/τe , z2 ≈ −Cq/(Cpxl · τq) (5.12)
z1 can be cancelled by p2 in the denominator (equation 5.6). Therefore, in the s-domain, id has one
zero and two poles; one of the poles is at origin. The id expression in the s-domain can be simplified
to
id(s) =
Rd · i0(s · τqCpxl/Cq + 1)
Rq · s · (sτp + 1) (5.13)
After taking the inverse Laplace Transform, id(t) can be expressed as
id(t) =
Vov
Rq
· [τq · Cpxl/Cq − τp
τp
· exp(− t
τp
) + 1] (5.14)
In principle, id is an exponential function with its own intrinsic time constant Cpxl · Rd which is
determined by the detector pixel itself. In addition, the current initial value Vov/Rd is exactly the
current amount when applying the voltage Vov across Rd at the moment of closing the switch “s”; the
final value Vov/Rq is exactly its corresponding steady current with the switch “s” shorted. In this way,
expression 5.14 can be understood as changing from initial to the final state with the time constant
Cpxl · Rd. It also proves the fact that the pixel signal current is, to a large extent, affected by the
pixel geometry rather than other readout and parasitic effects. Equation 5.14 is an very important
expression and will be used later in the chip input stage impedance optimization.
Another factor related to section 5.1.1 is that the buildup time of the avalanche process cannot be
ignored and has an effect in timing performance analysis. This effect can be modeled by introducing a
rising time constant in the avalanche switch “s” impedance in Figure 5.8 (before closing, the impedance
of the switch is set to an extremely large value, e.g. 10GΩ, which can be considered as an open circuit;
it decays with a time constant to impedance 0 after closing “s”). By setting the avalanche buildup time
from 20ps to 200ps, the maximum slope at the rising edge of the current signal has a degradation of
about 20% to 50%. This is because the avalanche charge buildup is at the same time partially cancelled
by the discharge effect of pixel capaticance Cpxl (similar to the charge collection efficiency problem of
the RC circuit). Therefore, the maximum slope locates no longer at time t=0 but at certain time later
(thus a lower discrimination threshold threshold does not guarantee a faster slope). And the maximum
current equals no longer to Vov/Rd. The slower the avalanche buildup, the smaller the maximum
current, thus worse ithe timing performance. This in turn proves again what has been desribed in
section 5.1.1 about the problem with the avalanche buildup time.
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5.1.3 Pile-up Effects
The Pile-up effects seem to be the dominant noise source limiting the timing performance of con-
ventional Silicon Photomultipliers. It is also one of the most important factors influencing the usage of
large area SiPM detectors for high resolution timing applications. The reasons are: 1) the dark noise
rate increases linearly with the detector area; 2) a larger detector capacitance will cause a slower signal
rising slope according to equation 5.9.
It is necessary to evaluate the impact of dark noise pile-up effects on the timing resolution by using
the analysis in section 4.3. Since the pile-up effects are relative slow effects, the electric model can be
further simplifed by assuming that the curent across Rd is a delta function [83] and ignoring Cq due to
the slow response of the quenching recovery. The output current in the s-domain is then
Iout(s) ≈ Qpxl1 + s · Cpxl ·Rq ·
1 + Cpxl · s ·Rq
1 + Cpxl · s · (Rq +N ·Rex) (5.15)
The output signal current decays exponentially with time constant τd = Cpxl ·(Rq+N ·Rex). Therefore,
the discussion in section 4.3 is totally applicible here.
parameter value
Rd 2 kΩ [51]
Cpxl 88.9 fF
Cd 320 pF
Cq 2 fF
Cs 50 pF
Rq 200 kΩ
Rex 50 Ω
Qpxl 120 fC
N 3600
n 2 MHz
γ 20%
τd = Cpxl · (Rq +N ·Rex) 33.8 ns
Ipeak = Qpxl/τd 3.55 µA
Vov = Qpxl/(Cpxl + Cq) 1.3V
Table 5.1: Parameters of Hamamatsu MPPC series S10362-33
As an example, the dark noise deterioration of a large detector, e.g. Hamamatsu MPPC series
10363-33 with parameters listed in table 5.1 will be calculated here. According to equation 4.15 and
4.24
σ(iout)n =
√
1 + γ
1− γ ·
√
n · I
2
peak · τd
2
≈ 0.89 µA (5.16)
The maximum slope of the current accroding to equation 5.10
I
′
out(0) =
Vov · Cq · (Cq + Cpxl)
Rd ·Rex · Cpxl · (N · Cq · Cpxl + Cs · Cq + Cs · Cpxl) = 5.1 nA/ps (5.17)
Another excess factor F0 should also be included. It is responsible for : i) the threshold not at 0 point,
so that the threshold slope is lower than equation 5.17, which is assumed to be about 20% worse; ii)
the avalanche buildup time degradation in section 5.1.1 which is also assumed to be 20% degradation.
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These two effects make F0 falls into the range about 1.4. The corresponding time jitter due to thermal
noise pile-up is then
σtn =
σ(iout)n
I
′
out(0)
· F0 ≈ 244.5 ps⇒ 574.6 ps ( FWHM ) (5.18)
According to the Hamamatsu MPPC user mannual, the intrinsic resolution of this series is about
500-600ps(FWHM); it seems that the thermal noise pedestal variation is then the dominant jitter
contribution.
Figure 5.13: thermal noise compensation timing technique with differential readout electronics [114]
C. Pimonte from FBK has reported one effective method to diminish the influence of high dark
noise rate for better timing performance [114]. Figure 5.13 illustrates the working principle. Another
delayed replica signal path is used to subtract the original input signal, and the remaining differential
signal is used for discrimination. Most of the pedestal shift caused by the thermal noise pile-ups will
be compensated and the pedestal variation caused timing uncertainty will be extensively suppressed.
This technique requires two special things in the readout topology. First is the differential structure,
i.e. the comparision should be implemented between two signal paths. Second is the creation of the
delayed replica. In the paper [114], the compensation method is done via software correction.
Fig. 5.14: Thermal Compensation Result [114] Fig. 5.15: compensation with PZC [115]
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Figure 5.14 displays the coincidence measurement results of a PET1 Time-of-Flight (ToF) system
using LSO and SiPM with the dark noise compensation method; the resolution can be improved from
about 260ps to 200ps with a 3×3 mm2 SiPM device. The conventail leading edge discrimination (LED)
gives the same resolution as the compensated differential LED(DLED) method when the overvoltage
is relatively low and the dark noise is not prominent enough to deteriorate the timing spectrum.
Raising the overvoltage can lead to higher photon detection effeciency, i.e., better intrinsic coincidence
resolution. Nevertheless, as a side effect, higher dark noise rate will counteract this benefit. This is
clearly seen in the upper curve in the plot. If the compensation method is turned on, a better resolution
is guaranteed and the benifit from higher PDE is preserved, unless the rate is too high to distinguish
different dark pulses.
Another compensation method [115] has also been reported which is shown in Figure 5.15. The
basic idea is to use a compensation RC network before the readout electronics input stage. The RC
network works as an conventional pole-zero cancellation unit [104]. The RC constant is tuned to replace
the signal output tail constant τd with the constant generated by the input stage impedance. The new
constant is much faster than before so that the pile-up is alleviated according to equation 4.15. The
advantage of this method is that it still utilizes single path discrimination topology, no differential
replica is required. Nevertherless, the design of the RC network and the corresponding input stage
impedance bandwidth requires quite delicate efforts. It might change from detector to detector since
τd is mainly determined by the quenching resistor Rq and pixel capacitane Cpxl.
5.1.4 Pixel Uniformity
As discussed in section 4.1, the pixel non-uniformity also works as an uncertainty source in the
readout system. According to equation 5.9, variations of the pixel size will cause variations of τp, thus
the maximum slope of the signal.
The problem can be reformulated as follows. If the signal slope is denoted as K, the output current
can be expressed as
Iout = K · t+ in (5.19)
where, in is the noise current. Taking direvatives of both sides gives
δIout = δK · t+K · δt+ δin (5.20)
Discrimination by a certain threshold happens at δIout equals to 0. Therefore,
(σt)2 = (
t0
K
)2 · (σK)2 + σ
2
i
K
2 (5.21)
Here, t0 is the average threshold passing time of the discrimination system and K is the average signal
slope. Assuming the pixel relative uniformity is as large as 10%, the jitter contribution from the non-
uniformity is 0.1t0. Ideally, t0 is about tens of picoseconds; however, due to the limited bandwidth
of the readout electronics, this value is much larger. Consider a system has a signal rising time tr
of 1ns (corresponding to bandwidth of 2GHz); and suppose t0 equals to tr/3. Its jitter contribution
σt(k) ≈ 40ps. Although it is quite small compared to the thermal noise pile-up fluctuation calculated
1Positron Emission Tomography
95
Silicon Photomultiplier Fast Timing Readout
by equation 5.18, it is still not negligible especially for small size SiPMs since their dark noise pile-up
is not so prominent at room temperate.
Hamamatsu has once tried to minimize the non-uniformity to improve the single photon timing
resolution; results with a detector size of 1×1 mm2 have been reported in [116]. The SPTR FWHM
resolution has been improved from 160ps to 145ps, which corresponds to more than 30ps improvement
on the non-uniformity contribution. Different layout and fabrication schemes have been tested, and the
final resolution ranges from 145 to 148ps. More details can be found in [116].
5.1.5 Passive Quench Resistor Noise
For completeness, thermal noise contribution from all passive quenching resistors should also be
discussed although it seems to be negligible for jitter calculation. The thermal noise from the triggered
pixels and the un-triggered pixels should be treated differently.
Triggered Pixels. According to the electrical model in Figure 5.8, a thorough calculation of the
transferred noise spectrum is almost impossible due to the complexity. Nevertheless, the whole readout
electronics system usually has a limited bandwidth, e.g. 1GHz. At such frequency, the impedance of
Cq is 1/(2pif ·Cq) ≈ 80kΩ (value in Table 5.1), which is much higher than the resistor Rd. About 99%
of Rq noise current flows into Rd and Cpxl instead of Cq and Rq so that the model can be simplied as
shown in Figure 5.16(a) (Cq and Rq are ignored).
(a) (b)
Figure 5.16: Quenching Resistor Noise for (a) a fired pixel and (b) an unfired pixel
The noise current flowing through Rex is then
Inex = Inq ·
(R∗qCd + τq) · s+ 1
s2 · (RexCdτ2 +RexCsR∗qCd + τ2RexCs) + s · (R∗qCd + τq +RexCd +RexCs) + 1
(5.22)
The noise r.m.s value is calculated by the noise power transfer relation.
σ2nex =
4kT
Rq
∫ ∞
0
[1 + ω2 · (R∗qCd + τq)2] · dω
{1− ω2[Rexτq(Cd + Cs) +RexCsR∗qCd]}2 + ω2[R∗qCd + τq +Rex(Cd + Cs)]2
(5.23)
where 4kT/Rq is the thermal noise power of Rq. Taking the values in Table 5.1, the total output noise
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is then
σnex = 5.1 nA (5.24)
The corresponding intrinsic time jitter can be calculated by dividing σinex by the slope in equation
5.10.
σt·Rq = F0 ·
σnex
I
′
out(0)
≈ 2 ps (5.25)
F0 is the excess noise factor described in section 5.1.3. The quenching resistor noise contribution is
quite negligible compared to thermal pile-up and non-uniformity effects. Therefore, it will be ignored
later in the chip design analysis.
Un-triggered Pixels As for the pixels that have not been triggered, the noise calculation is quite
different. Figure 5.16(b) displays the simplified equivalent circuit. In contrast to the triggered pixels,
the low resistive path Rd (marked green in Figure 5.16(a)) should be deleted. This makes the whole
path impedance quite large and then Cq and Rq cannot be neglected any more. Without the existance
of the Rd low resistive path, the low frequency noise components cannot reach Rex, meanwhile, less
high frequency components flow to the output terminal due to the existance of Cq and Rq. Because of
these reasons, the contribution of quenching resistor noise in the un-triggered pixels is even less than
for triggered pixels even though it has to be multiplied by
√
N . This result is quite reasonable, because
triggering of a single pixel means switching on the resistive path and the correcponding pixel noise
becomes visible to the external enviroment.
5.2 STiC - Silicon Photomultiplier Timing Chip
STiC (Silicon-photomultipler Timing Chip) is a mixed mode 16-channel ASIC chip in UMC 0.18
um CMOS technology [117] aimed at Silicon Photomultiplier (SiPM) readout with optimal timing
resolution. It is designed for ToF measurements in HEP and medical imaging applications, dedicated
in particular to the ENDOToFPET-US project [118], which aims at providing a powerful endoscopic
Time-of-Flight PET system for early prostate and pancreas cancer diagnostics.
Figure 5.17 sketches a possible layout of such a system. The complete ToFPET scanner will consist
of a small internal (endoscopic) probe and a large external PET plate. The internal probe will be
located inside the patients body close to the target to be diagnosed, while the external plate is situated
outside the human body. The internal detector head is composed of a scintillating crystal array of
total size 15×7×10 mm3, each single crystal with dimensions 0.75×0.75×10 mm3. The crystals are
readout by a SPAD array designed in standard CMOS technology [120]. Details and the anxillary units
of the internal probe are illustrated in Figure 5.18. The number of total channels is planned to be
either 160 or 320, the latter number referring to a possible option with DOI (Depth of Interaction)
measurement. The external plate will comprise 4096 scintillating crystals of size 2×2×10 mm3 read out
by 4×4 Hamamatsu MPPC arrays. The goal of the system is to provide a spatial resolution of order 1
mm which necessitates a Time-of-Flight resolution of 200 ps FWHM. The feasibility of such a timing
resolution has already been shown by the CERN crystal group [121].
The STiC chip is designed for the MPPC readout of the external plate and particularly optimized
to achieve this goal. The readout method implemented in the STiC chip is displayed in Figure 5.19.
The energy and timing information of the physical signal are encrypted into two logic pulses which
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Figure 5.17: Possible layout of an endoscopic PET system [119]
Figure 5.18: Internal ToFPET Probe [119]
Figure 5.19: Dual threshold discrimination for Energy and Timing information
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Figure 5.20: STiC single channel diagram with differential readout scheme
are obtained by discriminating the signal with two different thresholds. A special logic processing unit
preserves the leading edge of the Time Trigger and the trailing edge of the Energy Trigger and sends
both to a TDC module for digitization. The timing information is thus preserved in the first trigger
edge and the energy information can be obtained by measuring the pulse width or duration of these two
edges. STiC is designed with a differental readout structure to suppress the noise from the large digital
parts. The prototype chip has 16 readout channels and will be extended to 64 in the next version.
Figure 5.20 shows a channel diagram of the chip. The input stage has a symmetrical structure with two
identical sub-units for the positive and negative inputs. The connection to the SiPM detector can be
either differential or single-ended (shown in Figure 5.21). In the case of single-ended connection, one of
the input stage sub-units can be left floating. Moreover, a 8 bit DAC is used to tune the DC voltage on
both input terminals in order to compensate the breakdown voltage variation of the MPPC sensor. The
tuning range of this DAC is greater than 500mV. A structure with high bandwidth feedback scheme
is applied at the input stage. The input signal is duplicated and sent to both the Energy and Timing
discriminators. The fast current comparators also have a differential structure. The threshold and
hysteresis are controlled with two 4 bits mini-DACs. The theshold of the timing discriminator can be
tuned between a half-pixel up to a 15-pixel current signal; the energy discriminator threshold has a range
from half to more than 50 pixels. Because of the special structure of the discriminator, the output logic
signal meets intrinsically the CMOS Current Mode Logic (CML) standards, which is used extensively in
the TDC. A special logic module compresses the timing information in energy and time CML outputs
into two successive current mode logic pulses, whose leading edge will be processed by the TDC. The
TDC module has been formerly implemented inside the PETA chip [122] (designed by Zentrales Institut
Figure 5.21: Single-ended (a) and differential (b) connection to SiPM
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Figure 5.22: STiC layout diagram
fu¨r Techinische Informatik, Universita¨t Heidelberg) and is already silicon proven. The TDC is a 16-
stage VCO driven by a 640MHz PLL. The VCO and the corresponding registers are designed with
the CMOS Current Mode Logic. The bin size of the TDC is 50ps and the measured resolution is less
than 20ps. A receiver unit stores the data generated by the individual TDC channels and creates a
data packet containing the recorded time stamps of Time and Energy trigger. The generated event
data words are stored in a 64 word deep FIFO buffer. A trigger signal initiates the transmission of
the FIFO content every 6.4µs. The events are composed into a data frame and transmitted to a DAQ
over a 160MBit LVDS serial link using an 8/10-bit encoding. Figure 5.22 shows a layout picture of the
prototype chip. The total chip size of 3.4×3.4 mm2.
The external plate readout sensor Hamamatsu MPPC S11828-3344M is a 4 × 4 SiPM array. The
cathodes of all 16 MPPCs are connected together on the silicon die. This eliminates the usage of a
differential readout scheme via both contacting terminals of each detector. Nevertheless, STiC is still
designed with a differental readout structure, because once a delayed replica signal can be generated,
a much better resolution can be obtained arrcording to the analysis in section 5.1.3. In addition, a
differential readout scheme is also quite robust in terms of suppressing the noise from the digital parts.
The design guideline of the readout electronics for SiPM fast timing application is to optimize all
signal processing blocks to make their response as fast as possible so that the fast rising slope of the
detector can be preserved. Meanwhile, the noise performance of the processing blocks should be kept
low compared to the major contribution of the dark noise pile-up effects. The rest of this chapter will
focus on the design of the frond end (input stage and discrimination units; the DAC unit has the same
structure as the one in KLauS and will be omitted in this chapter. The analysis of the channel time
jitter performance for a single pixel charge signal (SPTR) will be emphasized. If the intrinsic pixel
resolution of the detector is preserved, the chip should be totally eligible for timing measurements of
large charge signals such as the photon-electron event in PET applications.
In the following sections, the analysis and calculation will be concentrated on the single-ended SiPM
connection as it is the readout scheme that will be implemented in the ENDOToFPET-US system.
Performance for the differential connection should be similar to the results below.
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5.2.1 Input Stage
(a) (b)
Figure 5.23: Half of the STiC chip input stage: (a) schematic; (b) small signal model
The input stage of the STiC chip is quite different from the one in KLauS because the fast timing
application requires in particular a high bandwidth structure. Figure 5.23(a) shows half of the input
stage unit. Basically, the symmetric differential input stage is composed of two of such blocks. The
STiC input stage has a higher bandwidth with respect to KLauS because of the current feedback path
formed by PMOS M2 and M3. The input current is copied by this current mirror pair and fed back
to the input terminal. Since the current through M3 has a different polarity as the input current,
the effective current flowing through M1 is reduced and thus also the voltage variation between gate
and source terminal of M1 is reduced, which implies an input impedance reduction. In contrast to the
KLauS structure, the parasitic capacitor Cgs and Cgd of the input transistor M1 in Figure 4.11 no longer
has the Miller Effect1 at the STiC input node. The gate terminal of M1 is now connected to a DAC
which remains stable during the whole signal processing period, thus can be considered as a virtual
ground for AC small signals as displayed in Figure 5.23. Therefore, the stray capacitor at the drain and
the source terminal of M1 can be effectively diminished, which certainly promises a larger bandwidth.
Although this structure has a better performance compared to the KLauS input stage, it does not
provide the capability of keeping the input voltage stable when power-pulsing the Idc source as Vin
depends extensively on the bias current value of M1. For this reason, the current feedback structure
becomes a good candidate for applications when the power budget is not so critical meanwhile the
timing or high frequency response is of great concern [123][96]. The input current is copied and sent to
the discriminators at the same time by the current mirror pair M2-M4 and M2-M5 with scaling factor
Rm and R∗m. The DC current source Icom is used as a compensation source to enhance the bias current
in M1, as will be explained later, to further reduce the input impedance. Figure 5.23(b) displays the
small signal analysis schematic for the front part of the input stage with M1,M2 and M3 only (the
effects of M4 and M5 are treated as Rm and R∗m in the current transfer function later). The DC input
1The Miller Effect describes the increase of the equivalent capacitance for a capacitor connecting across a voltage
amplifier [53].
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impedance calculated using Figure 5.23 is
Rin,DC =
r3 + gm2 · r1 · r3
gm2 · r1 + gm2 · r3 + gm3 · r3 + gm1gm2r1r3 + gm1gm3r1r3 + 1
≈ gm2
gm1 · (gm2 + gm3) (gmxrx  1) (5.26)
gm and r denote the transconductance and channel length modulation resistor of each transitor. As
can be seen from the equation above, the original input impedance 1/gm1 will be reduced by a factor
of (gm2 + gm3)/gm2 due to the feedback scheme. A low DC input impedance means a high mirror ratio
between gm3 and gm2, which in turn implies a large size ratio between M3 and M2. Thus, only a small
portion of the DC bias current will flow into the PMOS M1 and M2 (most of it flows into M3 as the
M3/M2 ratio is large). A small DC current in M1 will lead to a small gm1, which will again increase
Rin,DC . The solution to the dilemma is to introduce a compensating DC current (marked as Icom)
to enhance the M1 bias current. The bias current of M1 becomes independent of the mirror ratio of
M2-M3 and the low impedance can be achieved. The normal output resistance of this current source
is much higher than 1/gm2; therefore it will not cause any problem for the AC signals.
The stray capacitor Cgd3 of M3 is usually less than 10 fF and can be ignored. However, it has been
included for completness. C1 and C2 in Figure 5.23 are the sum of the parasitic capacitance at the
respective circuit nodes:
C1 = Cdb3 + Csb1 + Cgd1 + Cdb0 + Cgd0 + Cpad
C2 = Cdb2 + Cdb1 + Cgd1 + Cgs3 + Cgs2 + Cgd.com + Cgs4 + Cgs5
The capacitance with subscript “0” denote the stray capacitors of the DC current source and “com”
denotes the capacitors for the compensation current source. Cpad is the parasitic capacitance coming
with the PAD and bonding wiring. The input impedance in the s-domain is
Rin(s) =
gm2 + s · (C2 + Cgd3)
gm1(gm2 + gm3) + s ·D0 + s2 ·D1
(5.27)
D0 = C2 · gm1 + C1 · gm2 + Cgd3 · (gm2 + gm3)
D1 = C2Cgd3 + C2C1 + C1Cgd3
For s = 0, equation 5.27 transfroms to equation 5.26.
parameter value
gm1 3.34 mS
gm2 96.5 µS
gm3 2.01 mS
Cgd3 6.04 fF
C1 5 pF
C2 191.5 fF
Table 5.2: Extracted parameters for the STiC input stage
Table 5.2 lists the values extracted from the SPICE simulator. According to these values, D0 ≈
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C2 · gm1 + C1 · gm2 and D1 ≈ C1 · C2. The two poles of Rin are complex and given by
p1,2 ≈ −C2gm1 + C1gm22C1C2 ± j ·
√
gm1(gm2 + gm3)
C2gm1 + C1gm2
− C2gm1 + C1gm2
4C21C
2
2
(5.28)
where, j is again the imaginary unit. The zero of the impedance is:
z1 ≈ −gm2/C2 (5.29)
As for the KLauS input stage, the bandwidth of the input impedance is mainly limited by the zero of
the Rin expression. The bandwdith of the STiC input stage z1 ≈ 501.3 MHz. At this frequency, the
impedance reaches
√
2 times Rin,DC . Figure 5.24 shows the calculated impedance with its corresponding
phase shift. The position of the zero and the poles are also marked on the plot.
Figure 5.24: Calculated input impedance using the parameters in Table 5.2
There are a few important conclusions that can be drawn from these calculations. First of all,
the bandwidth is basically limited by the time constant of node v1. This means that if the frequency
is sufficiently high, the capacitance C2 will shorten the node to ground and all the current feedback
mechanisms through the current mirror M2-M3 will fail. It is better to design M2 with more current
for a larger gm2, but this will also cause more current flowing in M2 and less in M1 (gm1 will decrease
accordingly). Therefore, a certain optimization has to be made via SPICE simulations. Second, once
the capacitor C1, especially the PAD and bonding capacitance Cpad is not too large, the bandwidth is
always determined by the components inside the chip instead of the external stray enviroment. This
is quite important because it puts less pressure on the PAD and bonding optimization unlike for the
convential silicon detector low noise preamplifier design. According to the calculation result, the current
design can still sustain a external stray capacitance of 5pF, which is not a severe requirement at all.
Figure 5.25 shows the SPICE simulated input impedance of the input stage. Generally speaking, the
plot has almost the same shape as the calcuted response except for the small hump in front of the large
peak. This small hump comes from the M1 gate terminal because it is connnected to a voltage DAC with
operational amplifier in negative feedback configuration. The DAC itself has a bandwidth limitation so
that the M1 gate terminal can no longer be considered as a stable DC voltage. Nevertheless, the hump
width is quite narrow; it can be treated as a special response to a certain frequency and will not affect
the overall performance within the bandwidth; therefore, it will be ignored later on. The 3dB point
of the impedance extends beyond 400MHz, which is quite similar to the value calculated by equation
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5.29. Extra stray capacitance in the simulation schematics accounts for this slight difference. On the
other hand, the DC impedance Rin0 is a little larger than the value in equation 5.26. This can be easily
explained by the channel length modulation which tends to reduce the mirror scaling ratio.
It is now important to study the reponse of the input stage in the s-domain. According to section
5.1.2, for a non-contant resistance Rex, it is better to first consider the current inside the detector
pixel as a simple current source and apply the current transfer function from the pixel to the external
readout resistor, i.e. the input impedance of the STiC input stage.
The current source, according to equation 5.13 , is
id(s) =
Rd · i0(s · τqCpxl/Cq + 1)
Rq · s · (sτp + 1) (5.30)
And the transfer function from the pixel current to Rex is simply the current division between I1 and
I2 times the division between I3 and I4 in Figure 5.8, which is
Hi.Rex(s) =
[1 + τe(s) · s] · (1 + τq · s)
B0(s) · s2 +B1(s) · s+ 1
· 1
1 + τe(s) · s (5.31)
The parameters B0 and B1 as well as the time constant τe have the same definition as equation 5.11,
except that they are now functions of frequency due to Rex(s). Again, since Cpxl/Cq  1 Cpxl/C∗d ,
the above function can be approximated as
Hi.Rex(s) =
(1 + τq · s)
[s · τe(s) + 1] · (s · τqCpxl/Cq + 1) (5.32)
Then, the current flowing into the input stage is
iex(s) = id(s) ·Hi.Rex(s) =
Rd · i0 · (s · τq + 1)
Rq · s · [s · τe(s) + 1] · (s · τp + 1) (5.33)
Equation 5.33 is a very interesting result because it seems that the output current can be obtained
by simply replacing Rex by Rex(s) in Equation 5.14 (Rex is hidden in τe). The equation above can
Figure 5.25: SPICE simulated input impedace of STiC input stage
104
5.2 STiC - Silicon Photomultiplier Timing Chip
Fig. 5.26: Impulse response of the input stage
formulated as
iex(s) =
Rd · i0 · (s · τq + 1)
Rq · s · (s · τp + 1) ·
1
s · C∗d ·Rin(s) + 1
(5.34)
Taking the inverse Laplace transform of the first term (denoted as Is,ex(s) later) in the function above
yields
is,ex(t) =
Vov
Rq
· (τq − τp
τp
· exp(− t
τp
) + 1) (5.35)
Equation 5.35 can be considered as a reformulation of the detector pixel current. It starts with a current
Vov/Rd · (Cq/Cpxl) and decays with constant τp to the final state Vov/Rq. Compared to the original
current, it has the same constant but the amplitude has been scaled down by the factor Cq/Cpxl.
The second term of equation 5.34 obviously comes from the parallel connection of C∗d and Rin, which
physically means C∗d can be added to C1 in Figure 5.23; a new capacitance C
∗
1 = C1 +C
∗
d will be used
from now on to replace the old C1.
If Cgd3 is ignored, the current transfer function of the input stage from the input to the output
terminal, i.e. the second term in Equation 5.34 times the mirror scaling factor Rm (or R∗m), can be
expressed based on the small signal model as
Hi.isp(s) =
i2(s) ·Rm
iinput(s)
=
gm1 ·Rm
gm1(gm2 + gm3) + s ·D0 + s2 ·D1 (5.36)
Here, D0 and D1 have the same definition as in Equation 5.27 except that C1 is replaced by C∗1 .
Hi,isp only adds two extra poles to the reformulated current source 5.35. It is exactly these two extra
poles which put a limit on the response speed of the whole readout system. Intuitively, there exist
two signal nodes in the circuit. One is the input terminal, with a time constant related to this node
of C∗1 · gm2/[gm1 · (gm2 + gm3)]; the other node is related to C2 and has a time constant of C2/gm2.
According to the values in Table 5.2, the two node constants are very close to each other. Therefore,
the two poles of the current transfer function Hi.,isp are no longer real. The impact of the complex
poles leads to a damped oscillation in the time domain impluse response function. The peaking time
of the system is reduced by this oscillation. Figure 5.26 is a calculated impulse response curve using
the values in Table 5.2 and C∗1 = 30pF . A peaking time of only 1.3ns is obtained, this is much faster
than the rise time due to the time constant C2 · gm2 alone, which is 4.3ns.
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The final current transferred to the discriminator equals to
Idisc(s) = Is,ex(s) ·Hi,isp(s) (5.37)
The exact waveform expression of Idisc by taking the inverse Laplace Transform of equation 5.37 is too
complex to solve. Nevertheless, approximations can be adapted. As implied by Table 5.1, it is quite
noticable that τp  τq, thus τp can be assumed to be zero. τp = 0 means the pixel avalanche current
can be treated as Qpxlδ(t), which is also the essential idea of the SiPM electrical models proposed by
F.Corst et al. [83]. Figure 5.27 shows a normalized pulse shape of Idisc(t) and its normailized time
direvative with and without the τp approximation. The calculated results prove it to be quite effective
except for the slope error in the first several picosecond, which is not important anyway since the
discrimination is always hundreds of picoseconds after that. The slope of the signal can be further
estimated by taking dIdisc/dt|t=0 for the approximated Idisc curve. According to the property of the
Laplace Transform:
dIdisc
dt
|t=0(τp = 0) = lim
s→∞ s · Is,ex(s) ·Hi,isp(s)
≈ lim
s→∞
Rdi0s · (s · τq + 1)
Rq
· gm1 · gm2 ·Rm
gm1(gm2 + gm3) + s ·D0 + s2 ·D1
=
Vov · gm1 · gm2 · Cq ·Rm
C∗1 · C2
(5.38)
Although gm3 does not appear in the slope equation 5.38, it is still related to it. This can be
explained by Figure 5.23. Increasing gm3 will decrease the current amount flowing through NMOS M1,
thus decreasing gm1 and gm2. Due to the channel length modulation effect, a smaller gm2 leads to a
higher Rm, which in turn always outweighs the decrease of gm1. Therefore, increasing the size of M3
(gm3) (or decreasing the input impedance according to equation 5.27) will cause an enhancement in
the timing performance since the slope can be always improved. However, if the size is too large, the
parasitic capaticance C2 will be dominated by the gate overlap capacitance of M3 and increase together
with gm3. The real optimum point of the input stage has to be determined by the SPICE simulation.
Fig. 5.27: Normalized signal response w(red) & w/o τp(black)
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Fig. 5.28: Feedback diagram for noise calculation for STiC input stage
5.2.2 Noise and Time Jitter
The time jitter performance is related to the noise inside the circuit. Because the energy discrim-
ination path has almost the same structure as the timing path, the analysis in this section will only
concentrate on the performance of the timing path.
Similar to section 4.5.2.5, the noise of the STiC input stage can be calculated by the feedback
diagram depicted in Figure 5.28. Besides the thermal noise of transistors M1-M3 (vn1 - vn3), the
current noise from DC sources Idc (in) and Icom (inc) in Figure 5.23 are also included in the analysis.
Similarly, the output noise can also be catogerized into two types: series and parallel noise.
The series noise power seen at the discriminator is
si,s(ω) =
ω2C21 · 8kT ·R2m ·R20
3 · (1 + ω2C21R20)
· (gm1 + gm2 + gmc) (5.39)
And the parallel noise power is
si,p(ω) =
8kT · g2m1 ·R2m ·R20
3 · (1 + ω2C21R20)
· (gm3 + gms + gm2 + gmc) (5.40)
Here, R0 is the DC input impedance, Rm is the current mirror scaling ratio between input stage
and discrminator, k is the Boltzmann constant, T is the absolute temperature, gms and gmc are the
transconductances of the DC source transistor and compensation source in Figure 5.23.
The total noise current appearing in front of the current discriminator can be calculated as
σ2i =
∫ ωc
0
[si,s(ω) + si,p(ω)]dω
=
8kT
3
·R2m ·
ωc · C1R0 − arctan(ωc · C1R0)
C1R0
· (gm1 + gm2 + gmc)
+
8kT
3
· g2m1R2m ·
2R0 · arctan(ωc · C1R0)
C1
· (gm3 + gms + gm2 + gmc) (5.41)
where ωc is the system bandwidth for signal processing.
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Figure 5.29: Jitter measurement with SpetreRF; noise frequency from 1Hz to 1GHz
Taking the values in Table 5.1, 5.2 and further assuming ωc = 1GHz, gmc = 1.5mS, gms = 2mS,
the timing jittter is
σt =
σi
di/dt|t=0 = 45.7ps (5.42)
The performance can be confirmed by the SpectreRF pnoise simulation, which is a very powerful
tool from Cadence designed for jitter estimation in high frequency periodic signal analysis [124]. The
total simulated noise jitter for the discrimination output is 54.83ps as shown in Figure 5.29. Figure
5.30 shows the the major contributors of the noise jitter. The first term comes from the quenching
resistor inside the SiPM pixel. All the others are inside the chip input stage. If the quenching resistor
effect is substracted, the pure noise jitter from the chip is about 48.63ps, which is much smaller than
the dark noise pile-up effects. Moreover, the most significant contribution of the jitter (the 2nd to the
6th term in Figure 5.30) is from the input transistor NMOS M1 in Figure 5.23. This also proves that
the circuit design is more or less optimized: the active component closest to the detector contributes
the most significant noise.
Figure 5.30: Jitter contributions from different components
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5.2.3 Current Discriminator
Fig. 5.31: Noise disturbance triggering with and without hysteresis
In order to cope with the noisy environment caused by the digital circuits on the chip, a discriminator
with proper hysteresis1 is needed. As can be seen in Figure 5.31, the noise disturbance from the digital
parts is likely to trigger a false logic pulse when the discrimination is implemented with a single
threshold. And such a problem can be easily eliminated with a discrimination hysteresis. Since the
discrimination pulse width is always smaller than the oringinal signal width, the discriminator itself
can sustain a very high signal input rate.
Figure 5.32 sketches the schematic of the current comparator used in the timing and energy trigger
modules inside STiC. The threshold generation module together with a compensation path is omitted
here and will be introduced in the next section. In general, the transistors M7-M10 in the upper part
compose the current discriminator. M8, M7 and M9, M10 are current mirrors with scaling ratio M
(M>1). In the stand-by state, the unit is biased by the NMOS M1 and M2. Both of them work as DC
current sources, which is controlled by the DC voltages “bias+” and “bias-”. The input current flows
into the comparator through the source terminals of cascode transistors M3 and M4 (node “input+” and
“input-”). The differential threshold current is introduced through another two cascode transistors M5
and M6. The final current flowing through the two top branches are Ic± = Ibias±−Ithreshold±−Isignal±.
The four upper MOSFETs M7-M10 formulate a positive feedback loop. It can not only enhance the
response speed but also provide the discrimination hysteresis. First assume that the input current Ic+
and Ic− remain constant and the four transistors work in the saturation mode. If M8 experiences a
small current stimulus ∆i, it will appear as M ·∆i in M7. Since ∆M7 + ∆M9 = 0, M9 will experience
a current change of −M ·∆i; M10 will have −M2 ·∆i. Finally, the change in M10 will cause a further
increase of the current in M8 to be M2 ·∆i. Therefore, these four transistors form a loop with a current
gain factor of M2. Consequently, a small stimulus in M8 will empty the current in M9 and M10. The
final current Ic+ will flow totally through M8; Ic− will flow through M7. Vice versa, a negative stimulus
in M8 or a positive simulus in M9 will make M9 sink all of Ic+ and M10 sink all of Ic−.
The hysteresis coming from the positive feedback can be understood as follows. Assuming that Ic+
decreases from a very large value and Ic− increases from zero (Isignal+ increases from zero, Isignal−
decreases from large value). Since there is no current flowing in Ic−, the current in M7 and M9 is zero.
1The discriminator has two different thresholds for signal rising and falling edge. The falling edge threshold is normally
a little lower than the rising edge threshold
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Fig. 5.32: Schematic of the fast current discriminator
M7 works in the triode region and Vout+ = Vcc. M9 and M10 are turned off; M8 stays in saturation
and the voltage Vout− is determined by Vcc − Vgs,8. Once Ic− starts to increase, Vout+ will begin to
decrease because a larger Vds in M7 causes a higher current flowing in the triode operated transistor.
At the same time, Vout− will start to increase due to the decrease of Ic+. M9 and M10 will be turned
on once Vout+ reaches Vcc − Vth,pmos. They will enter immediately into the saturation working region.
Meanwhile, M7 has almost reached the saturation condition and the two pairs start to perform the
positive current feedback as described above. The current inside M7 and M8 will totally flow to M9
and M10. The left branch is totally turned off in the end; M9 remains in saturation and M10 stays in
the triode region.
The condition for positive feedback can be expressed as
IM9 ≈ IM10 ≈ 0 , IM7 = M · IM8 (5.43)
Since IM7 = Ic−, IM8 = Ic+ , Ic− = M · Ic+, the threshold current for positive feedback is
M · (Ibias+ − Ithreshold+ − Isignal+) = Ibias− − Ithreshold− − Isignal− (5.44)
In addition, Ibias+ = Ibias− and Isignal− = −Isignal+ for differential input scheme. If Ithreshold+ is
denoted as Iav + ∆Ith, Ithreshold− as Iav −∆Ith, the condition above can be reformulated as
Isignal+,↑ =
M − 1
M + 1
(Ibias+ − Iav) + ∆Ith (5.45)
A similar result can be obtained for the reverse process (Ic− decreases from a large value, Ic+ increases
from zero) with the condition
IM7 ≈ IM8 ≈ 0 , IM10 = M · IM9 (5.46)
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The threshold current is
Isignal+,↓ = −M − 1
M + 1
(Ibias+ − Iav) + ∆Ith (5.47)
In order for the comparator to recover to the logic state before triggering, Isignal+,↓ must be positive.
Because ∆Ith ≤ Iav, the proper operation of the comparator leads to the condition
Iav ≥ M − 12M · Ibias+ (5.48)
The hysteresis is then equal to
Hy = Isignal+,↑ − Isignal+,↓ = 2(M − 1)
M + 1
(Ibias+ − Iav) (5.49)
In practice, Iav is always set to be Kc · Ibias+(Kc < 1) by a current mirror pair (details in the next
section). Therefore,
Hy =
2(M − 1)
M + 1
(1−Kc)Ibias+ (5.50)
The hysteresis of the discriminator can be controlled by simply setting a proper Ibias+ value.
By adjusting ∆Ith, the time pick-off threshold for the signal rising edge can be tuned within a range
of Kc · Ibias+, which is
(M − 1)
M + 1
(1−Kc)Ibias+ ≤ Isignal+,↑ ≤ (M − 1 + 2Kc)
M + 1
Ibias+ (5.51)
Therefore, in summary, the threshold and hysteresis of the current discriminator can be controlled
by two different parameters, ∆Ith and Ibias+ respectively. As will be seen in the next section, these two
parameters are controlled by two independent voltage DACs in the compensation and threshold circuit.
By properly setting these values, optimized comparision configuration can be obtained for different
signal discrimination requirements.
Figure 5.33 shows a hysteresis sweep scan of the discriminator output voltage versus the differential
current input signal. The mirror ratio M is set to 5/3, Kc equals to 1/2, Ibias+ equals to 5µA. The
simulated threshold values can be described quite well by the calculation above. It is usually necessary
to assign a hysteresis value of more than 1µA to exclude all the digital noise triggering events.
The response speed of the discriminator is mainly limited by two stray capacitors at node out+ and
out− which are depicted as Co+ and Co− in Figure 5.32. In practice, the minimum transistor size is
chosen for M8 and M9 to minimize the stray capacitance. Figure 5.34 shows a trigger output waveform
for a SiPM pixel charge signal using the parameters in Table 5.1; the transition time of the trigger pulse
leading edge is less than 1ns. The trailing edge of the pulse is relatively slow due to the slow signal
tail of the SiPM output. One of the advantages of such a discriminator structure is that the output
voltage range (High : Vcc; Low : Vcc -Vgs) fits perfectly to the so called Current Mode Logic (CML)
standard [125]. The CML gates are always used in applications where fast speed and low power are
required. Such logic gates are used extensively in the TDC design. Therefore the discriminator output
can be implemented directly onto all the logic cells in the TDC without any additional voltage level
adapter. Normally, a inverter or buffer is inserted after the discriminator to improve the slope of the
trigger signal. The schematic of such an inverter is displayed in Figure 5.35. It is composed of one
differential pair with separate active loads. The active load is made of one diode-connected transistor
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Fig. 5.33: Hysteresis sweep of the discriminator Fig. 5.34: Vout for SiPM pixel signal
and a current source [126]. The diode connected transistor guarantees a fast response speed of the
inverter. The current flowing through it can be simply tuned by the neighbouring current source. The
output voltage range of this inverter is roughly from Vcc−Vgs,load to Vcc, which is exactly the same as
the discriminator. Figure 5.36 shows a reshaped trigger signal of 5.34 after the CML inverter. A much
faster slope can be observed in the figure.
5.2.4 Compensation and Threshold Circuit
Because of the same reason as the KLauS chip, a compensation circuit is needed to counteract the
mismatch error of the current mirror M2-M4 in Figure 5.23. In the STiC chip, the compensation unit
is also used to properly set the thresholds of the timing and energy triggers. In Figure 5.23, the current
mirror ratio between M2 and M4 is usually set to a very large value to enlarge Rm in equation 5.36.
A higher Rm will increase the current amount flowing into the discriminator thus reducing the trigger
response time. However, a higher Rm also leads to a higher standby bias current, which will cause
a larger current mismatch error at nodes “input+” and “input-”, thus mess up all the hysteresis and
threshold settings discussed before.
Fig. 5.35: Schematic of the CML inverter/buffer Fig. 5.36: Reshaped trigger after the CML inverter
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Fig. 5.37: Schematic of compensation and threshold circuit
The circuit shown in Figure 5.37 is used to compensate the mismatch error and generate the discrim-
ination threshold inside the STiC chip. The connection nodes “input+”, “input-”, “bias+”, “bias-”,
“threshold+”, “threshold-” and “cascode 1” in Figure 5.37 are connected to the nodes in Figure 5.32
with the same names. Transistors M7, M8 and M9 form a replica bias path that is supposed to re-
produce the bias current inside M3 and M5 in the discriminator. M8 in the replica and M3 in the
discriminator (Figure 5.32) have identical sizes; so have their current source transistor M7 in Figure
5.37 and M5 in Figure 5.32. The voltage Vtl is used to establish the bias current Itl in M7. The source
voltage of M7 is connected to two sub-threshold biased amplifiers which have the same structure as
the amplifier in the KLauS voltage DAC (section 4.5.3). The voltage outputs are used to tune the
final bias current flowing through M3 and M4 in Figure 5.32. Negative feedback loops are formed so
as to make sure the final Ibias± in the discriminator will be equal to the set value Itl in the end. The
mismatch errors coming from the output terminal of the input stage (flowing into the input terminals
in the discriminator) will thus be compensated. The bias conditions in the current comparator still
remain under control despite the existance of all the mistmatch errors. The voltage terminal “Vtl” can
be tuned with a 6 bit voltage DAC (the same structure as the input stage DAC in KLauS). NMOS M1
and M7 in Figure 5.37 have identical transistor sizes; so have trasistors M2 and M8. M1 and M2 form
a current replica of Itl; it is sent into the current scaling mirror pair M3 and M4 (their mismatch error
is negligible). The current scaling ratio of this mirror pair is 1 : 2Kc. A differential pair M5 and M6 is
used to steer the current in M4. The final output current in the two threshold branches are Iav + ∆Ith
and Iav −∆Ith, which follows the relation
(Iav + ∆Ith) + (Iav −∆Ith) = 2Kc · Itl = 2Kc · Ibias+ (5.52)
This finally gives Iav = Kc · Ibias+.
This is exactly the current relation used in the hysteresis and threshold analysis in the last section.
The voltage Vth+ and Vth− are controlled by one differential voltage DAC which has almost the same
structure as the KLauS input stage DAC except that Vth+ is connected to the minus input terminal of
the amplifier and Vth− is assigned to the amplifier output.
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5.2.5 Charge Encoding using the Time over Threshold (ToT) method
Figure 5.38: Time over Threshold principle
The Time-of-Flight measurement of the Positron Emission Tomography system requires the energy
information of the photons so as to exclude the the compton scattering events from the photo-electron
events. In principle, the energy information is given as the charge of the output signal. Nevertheless,
an additional charge measurement and an extra embeded ADC will make the readout system quite
complex. Therefore, the Time over Threshold method is used to encode all the charge information into
timing information, which can be digitized later by the same TDC. The basic operation principle of
the ToT method is sketched in Figure 5.38. Clearly, the width of the trigger signal has a correlation to
the charge information. Signals with higher amplitude (more charge) have a larger ToT trigger width.
However, the energy resolution of the ToT method has a strong dependence on the pulse shape,
especially its slope, as well as the position of the threshold value. The explaination is as follows.
Suppose the pulse shape can be described by the function A · f(t) and the amplitude A scales with
the charge of the incoming signal. The noise of the circuit is denoted as xe and the hysteresis threshold
values are x0 and x1. The timing stamps for both trigger edges can then be calculated by
A · f(t) + xe = x0,1 (5.53)
Therefore, the corresponding timing stamps are
t0,1 = f−1(
x0,1 − xe
A
) (5.54)
And the width of the ToT pulse is
WToT = t1 − t0 = f−1(x0 − xe
A
)− f−1(x1 − x
∗
e
A
) (5.55)
where xe and x∗e denote the different noise contribution at time t0 and t1. As their r.m.s. values are,
however, the same, i.e. σxe = σx∗e , the variance of the ToT width can be expressed as
σ2W = (
∂WToT
∂A
)2 · σ2A + (
∂WToT
∂xe
)2 · σ2xe + (
∂WToT
∂x∗e
)2 · σ2x∗e
= [(f−1)′| x0
A
· x0
A2
− (f−1)′| x1
A
· x1
A2
]2 · σ2A + [
(f−1)′| x0
A
A2
2
+
(f−1)′| x0
A
A2
2
] · σ2xe (5.56)
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The expression (f−1)′| x0,1
A
equals to 1/(Af ′(t)|x0,1 and can be written as 1/K0,1, where K0,1 are the
signal slopes at the discrimination positions. Therefore,
σ2W = (
x0
K0
− x1
K1
)2 · σ
2
A
A4
+ (
1
K20
+
1
K21
) · σ
2
xe
A2
(5.57)
The corresponding energy or charge resolution of the ToT method is
σ2E = σ
2
W /(
∂W
∂A
)2 (5.58)
= σ2A +
K20 +K
2
1
(x0K1 − x1K0)2 ·A
2 · σ2xe (5.59)
and the relative resolution is
(
σE
E
)2 = (
σA
A
)2 +
K20 +K
2
1
(x0K1 − x1K0)2 · σ
2
xe (5.60)
The term σA/A can be considered as the intrinsic energy resolution of the scintillator crystal measuring
511 keV γ photons (about 10%).
Due to the slow tail of the SiPM output signal and the fast decay of the scintillator crystal, the photo-
electron events usually have a quite fast rising time (20-30ns) but a relative slow decay time (300ns).
The slope for the falling edge is always much smaller than the rising edge and can be formulated as
K1 = −Rs ·K0(Rs  1). The energy resolution can then be expressed as
(
σE
E
)2 = (
σA
A
)2 +
1 +R2s
x20 · (Rs +Rh)2
· σ2e (5.61)
Rh is the ratio between x1 and x0. If we assume pSNR=10, Rs = 1/20, Rh=1/3, in order to make
the second term 10 times smaller than the intrinsic energy resolution, x0 has to be set to signal values
corresponding to 100 pixels. Usually, x1 can be set to 20-30 pixels, and the ToT energy resolution can
still be around 20%, which is already sufficient to distinguish compton scattering and photo-electron
events. However, there exists a threshold delimma for the normal ToT method. A high performance
timing measurement requires a low threshold to obtain a fast slope so as to minimize the time jitter.
But the energy measurements need a relative high threshold to suppress the second noise term in the
equation above. The solution to this delimma is to first duplicate the incoming signal into two paths
and later discriminate them with two different thresholds (one for timing, one for energy).
Another way to solve the delimma and improve the energy resolution is to linearize the term ∂W/∂A
in equation 5.59 as shown in Figure 5.39. The signal processing scheme has been seperated into two
parts. For signals smaller than a certain cut-off value Icut (dashed line in the plot), the system has
the same response as the normal ToT method. The ToT threshold is set smaller than Icut so that the
analysis used above can also be impelented for the linearized ToT. However, once the signal exceeds
Icut, the exceeded signal charge will be integrated on a certain capacitance and then be discharged with
a very small constant current. The stretched ToT width is now partially proportional to the charge
amount of the signal. The new ToT width can be written as
W ∗ToT = WToT + CQ ·A (5.62)
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Figure 5.39: Time over Threshold method with charge linearization
where CQ is a linearization constant. And the new energy resolution is
(
σE
E
)∗ 2 = (
σA
A
)2 +
K20 +K
2
1
(x0K1 − x1K0 + CQA2K0K1)2 · σ
2
xe (5.63)
Normally, CQA2K0K1 can be made much larger than x0K1−x1K0 and the second noise term can thus
be highly suppressed.
Fortunately, the linearization comes naturally from the special connection of the ASIC chip to the
SiPM detector and the DC bias conditions for the input stage. This is depicted in Figure 5.21 and
shown again in Figure 5.40. The SiPM detector can be connected single-endedly or differentially to the
chip. The connection to the positive terminal is zoomed in Figure 5.41. If the input signal is smaller
than Idc in the figure, the current signal should follow a normal ToT operation mode and gives the first
edge of the discrimination pulse. But once it is higher than Idc, the upper part of the input stage is
cut-off and only the DC current (marked in red) is active. The signal current will be first integrated
on the large detector capacitor Cdet and then discharged by the constant DC current Idc. Until the
discharge is over, the bias current inside the transistors in the upper part recoveres from zero to the
designed value. This recovery current will cross the pre-set threshold value and trigger the trailing edge
of the discrimination pulse.
This linearization effect of the crystal plus SiPM system can be simulated using the SiPM SPICE
model in Chapter 2 [127]. The detector is modeled as N parallel connected pixels each bearing a
Figure 5.40: Single-ended (a) and differential (b) connection to SiPM
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Figure 5.41: SiPM connected to the positive input stage terminal of the chip
controlling switch. The number of pixels fired at moment t can be determined by a simple exponential
equation
Nfired =
Ntotal
τscin
· exp(− t
τscin
) (5.64)
where Ntotal is the total pixel number fired by the scintillation light generated by the photon and τscin
is the scintillator light emission decay constant. The total output charge is proportional to the total
number of fired pixels. Figure 5.42 is the scan of the ToT width versus different number of fired pixels
Ntotal. It follows a roughly linear relation up to 3000 photons (normally 511keV pulses give roughly
2000 photons). The non-linearity of the curve can be explained by the channel length modulation
effect of Idc and the reduction of the overvoltage due to the charge integration on Cdet. The simulation
proves that a low threshold promises both high performance timing discrimination and linearized charge
response to suppress the noies term using the linearized ToT method.
Figure 5.42: ToT width versus different number of total fired pixel number Ntotal
5.2.6 Hit Logic Processing
If the SiPM is readout single-endedly at the cathod as shown in Figure 5.43, normal ToT will be the
only solution and the upper part of the input stage will never be cut off. Therefore, a double threshold
readout scheme is finally chosen for the STiC chip because it is compatible to all the connection schemes.
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Figure 5.43: SiPM readout at anode biased with a negative high voltage
Since only one TDC is implemented inside the chip, a special logic processing unit is needed to combine
the logic pulses from both discriminators. In addition, the TDC is only rising edge sensitive, therefore,
the special hit logic has to process the trigger signals into two successive logic pulses. The rising edge of
the first pulse gives the timing information and the time span between the two pulses gives the energy
information.
Figure 5.44: Diagram of the hit logic module
Figure 5.44 shows a diagram of the hit logic unit. A delayed replica of the energy trigger E∗ is
generated by charging and discharging two capacitances. The boolean function of the hit logic output
Figure 5.45: CML NAND(left) and XOR(right) gates with active loads
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is (E∗ · E)⊕T . The schematics of CML NAND and XOR gates are depicted in Figure 5.45. The same
fast active loads as in the buffer/inverter are used in the design. Figure 5.46 shows a set of SPICE
simulation waveforms of the hit logic unit. The relation of all the pulses are illustrated also on the plot.
The rising edge of the first hit logic output pulse preserves the timing information and the rising edge
of the second one preserves the ToT width of the energy pulse.
Figure 5.46: Waveforms of the hit logic unit
At the end, it can be understood from the plot why a delayed energy trigger is necessary. The input
signal has a very fast rising edge, the time interval between the rising edge of the timing trigger and
the energy trigger is too small. If a direct XOR is taken for these two signals, the width of the first
output pulse would be too small for the TDC to respond. Therefore, a few nanoseconds delay for the
energy pulse is to guarantee a descent timing logic pulse.
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Chapter 6
Measurement Results
This chapter deals with the measurement results of KLauS and STiC. The results will be discussed
and compared to the simulations.
6.1 KLauS Measurements
Figure 6.1: KLauS wire-bonded onto the testboard and globtoped
Figure 6.1 shows a picture of the chip wire-bonded on the testboard and later globtoped. The test
board is of size 5×5 cm2. The shaper and discriminator output signals of all 12 channels inside KLauS
are routed to two 24-pin connectors. The chip can be configured by an FPGA via an SPI interface.
Comprehensive characterizations have been carried out. The characterizations include DAC linearity
measurements, charge injection tests, detector measurements and power pulsing tests etc.
Charge can be injected into the chip by an AC coupling capacitor and a pulse generator, which
mimics the detector model discussed in Chapter 2. Figure 6.2 illustrates the testbench setup. The
pulse generator connects through the so-called “HV input” connectors to an on-board capacitor, which
is further linked to the chip input. The shaper output of the chip is recorded by either a peak sensing
ADC or an oscilloscope. The injected charge Qj equals to Cc · VA, where Cc denotes the particular
on-board coupling capacitance and VA is the amplitude of the step voltage pulse from the generator.
Cc is usually chosen to have the same capacitance as the SiPM detector, a 33pF is picked in the test to
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Figure 6.2: Test bench setup for charge injection measurements
simulate the Hamamatsu MPPC S10362-11 series. The typical gain of such a SiPM is about 2.75×105;
the corresponding pixel charge is 44fC. Figure 6.3 displays a scope snapshot of the shaper and trigger
output waveform in response to an injected charge of 150fC. The bottom curve is the main trigger from
the pulse generator. The Charge is injected at the falling edge of the main trigger. The shaper output
and the discrimination output are displayed in the figure. The unipolar shape of the output waveform
with shaping time 50ns is quite consistent with what is expected by the calculation and simulation in
Chapter 4.
Figure 6.3: Channel output waveforms for charge injection
The output voltage noise is measured to be 700µV and the pSNR for 44fC equals to 13.1, which is
quite consistent with the noise analysis in section 4.5.6. A comprehensive noise analysis with respect to
different detector capacitances has been carried out; the measured output noise voltages are displayed
in Figure 6.4. The data is fit by the formular 4.74. The good agreement between the fit and the data
proves the success of the calculation and analysis in Chapter 4.
The channel charge conversion factor (QCF) has also been quantized with respect to different
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Fig. 6.4: Noise analysis for different Cdet Fig. 6.5: Charge conversion factor for different Cdet
detector capacitances. The QCF is defined as the ratio of the maximum output voltage with respect to
the input charge quantity, which can be described by the charge collection efficiency study in section
4.5.5. The measured results are displayed in Figure 6.5. It shows almost the same shape as the
calculated predictions in Figure 4.32. For large detector capacitance, the QCF decreases due to the
influence of the fast shaping time and the slow signal tail. For small detector capacitance, the signal
undershoot caused by the poles in the input stage leads to an additional decrease in QCF. The results
in Figure 6.4 and 6.5 can be combined to calculate the system effective noise charge (ENC)1.
Charge scans with different gain settings are plotted in Figure 6.6. The gain is set to 1:1, 1:10
and 1:40, respectively, for the measurements. With this plot the linearity of the output voltage can be
calculated. The most important quantity related to this scan is the dynamic range of the gain setting
1:40 because the smallest gain setting determines the maximum charge that can be processed by the
channel. The linearity of the 1:40 curve is plotted in Figure 6.7. A maximum charge Qmax,p of more
than 200pC is observed with a integral non-linearity better than 1.5%. The channel dynamic range is
thus log2(Qmax,p/Qpxl(44fC)) > 12 bits.
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Fig. 6.6: Charge scan for different gain settings Fig. 6.7: Output linearity of the gain setting 1:40
The input voltage DAC has also been scanned. The result is shown in Figure 6.8. The non-linearity
1ENC is defined as a charge quantity which can generate the same amount of maximum output voltage as the RMS
output noise voltage
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of the DAC voltage is mainly caused by process gradiants induced layout mismatch described in section
4.5.3.2. Nevertheless, a total tuning range of about 2V is still observed with a integral non-lineartiy of
about 2.5%. The tuning range is roughly the same as predicted by equation 4.36.
Fig. 6.8: Input voltage DAC scan Fig. 6.9: Single photon spectrum with MPPC
The chip performance has further been quantified with a SiPM connected. Figure 6.9 is a single
photon spectrum taken with a Hamamatsu MPPC S10362-11-025. The nominal gain of this device
is 2.75 × 105 which is almost the lowest gain among all the available SiPM products on the market.
The peaks are well separated from each other on the plot, which further proves the excellent noise
performance of the chip. SiPMs with larger gain will give even better pixel signal to noise ratio. Tests
with CPTA devices have also been tried and similar spectra have been obtained except that the distance
between neighbouring pixels is larger since the gain of the CPTA device is almost twice as large as for
the Hamamatsu MPPC S10362-11-025.
The power pulsed channel response has been tested using a clock frequency of 200Hz with a 50%
duty cycle. The input and output voltages are displayed in Figure 6.10. The red waveform is the
shaper output. It shows a similar behaviour as what is predicted by the simulation in Figure 4.38.
Nevertheless, the input terminal voltage in yellow has a much slower recovery time (1ms) than the
simulation curve. The explaination for such slow a recovery is that during power pulsing some extra
Figure 6.10: Channel output waveforms with power pulsing
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Fig. 6.11: Power pulsing with comparator disabled
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Fig. 6.12: Power pulsing input voltage error scan
charge has been coupled onto the voltage node “Vbias” in Figure 4.18 such that the output voltage
of the DAC amplifier has been increased to a large value and then decreases with its intrinsic time
constant to the steady state. The blue curve is the probe output of the input stage DAC, which shows
almost the same behaviour as the input voltage. The charge coupling is accomplished accidentally
in the layout. The metal line of “Vbias” is located directly above the discrimination output. The
3.3 CMOS trigger pulse of the discriminator output couples through the stray capacitance onto the
suspicious “Vbias node. When the discrimination is disabled, the input voltage recovers again with the
time constant predicted by the simulation. The result is displayed in Figure 6.11. The yellow curve is
the onset of the power pulsing. The blue curve is the waveform of the input voltage. A recovery time
of barely 40µs is observed, which in turn proves the assumption of the discrimination stray coupling.
This coupling problem can be solved by more careful layout in the next chip version.
A special measurement has been done to evaluate the input voltage difference between the power
“on” and “off” state, which is a quite important requirement for the system because the detector bias
voltage needs to be as stable as possible during the whole power pulsing period. The input stage
structure can minimize the difference down to several tens of mV. Figure 6.12 is the scan of the input
voltage difference for all the input DAC values. An error of less than 20mV is observed in the DAC
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linear range which is predicted quite well by the analysis in Chapter 4.
As discussed in section 4.5.7, the power pulsed noise performance is better than the steady state.
This phenomenon is confirmed by the measurements, which is shown in Figure 6.13. The RMS of
the output voltage is measured at different moments after the chip switching on moment. The RMS is
plotted versus the measured moment after switching the power on. The blue curve is the noise measured
at the steady state. An improvement can be clearly seen on the plot. Such a good noise response in
turn promises a success of the power pulsed channel performance when it is connected to the detector.
Figure 6.14 is a power pulsed single photon spectrum taken with Hamamatsu MPPC S10362-11-025.
The width of the pedestal has been found to be smaller than the spetrum taken in the steady state.
Moreover, such a spectrum proves that the chip is qualified for applications with rather severe power
saving requirements.
6.2 STiC Measurements
The second version of the STiC chip was submitted in April 2012. Therefore, there are no measure-
ment results available during the writing of this theses (May, 2012). Nevertheless, the first version of
the chip has already been characterized in detail. The results are presented below.
Figure 6.15: Picture of STiC bonded on PCB (left) and Testboard connected to FPGA (right)
The first STiC version is a chip with 4 test channels with only the analog input stage and the
discriminators. Figure 6.15 shows a microsopy picture of the small chip. The chip is globtoped on the
testboard PCB and another FPGA board is used to configure all the bias and DAC settings inside the
Figure 6.16: Typical waveform for a 511keV photon signal and its discrimination pulse
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Fig. 6.17: Testbench setup for SPTR measurements Fig. 6.18: SPTR measured with the laser diode
chip. Figure 6.16 shows a typical waveform response of the chip for a physical event of the ToFPET
system. The red wave is a replica of the incoming current pulse and the blue one is the ToT trigger
pulse. As can be seen in the figure, the physical pulse has a relative fast rising edge of about 30ns and
decays with a slow tail of about 300ns.
A charge injection test is first carried out for characterization. The charge is injected through a
large capacitor of value 330pF. The rising time of this charge input pulse is set to 30ns. The total input
charge is 200pC, which is roughly the nominal charge for a 511KeV photon signal. The measured time
jitter is about 48ps.
The single photon timing response has been investigated. However, as there is no short duration
laser pulse available at the moment, a blue laser diode is used to provide the light flux and fire the
SiPM pixels. Figure 6.17 shows the setup for the measurement. The light pulse is set to a minimum
duration width which is about 4ns; the light intensity is also set to be quite low so that only a few
pixels are fired. The timing stamp of the first trigger after the laser firing is recorded. The delay of
this trigger signal with respect to the trigger of the pulse generator is displayed in Figure 6.18. The
SiPM used is a Hamamatsu MPPC S10362-11-50, and the overvoltage for the MPPC is set to about
2.5V according to the Hamamatsu Manual.
Several peaks are observed on plot 6.18. The threshold of the current discrimination is set to be
below the peak current of the single pixel signal. Therefore, the rightmost peak should correspond to
Fig. 6.19: Charge based energy resolution Fig. 6.20: ToT energy resolution with calibration
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Figure 6.21: Charge injection results (left) and Energy Spectrum (right) measured using the linearized
ToT method
the single pixel firing event, because this is the smallest signal that can be discriminated by the chip
and it has the largest time walk effect, thus the largest time delay. Due to crosstalk effects, signals with
multiple pixels firing are also observable on the plot. But for events with more than 3 pixels fired, the
time walk of these pulses are so small that they are all compressed in the peak left to the “3 ph.” peak.
The root mean square of the single pixel timing peak is about 255ps. Mainly because of the laser diode
light pulse duration, the measured SPTR is still large compared to the MPPC resolution provided by
the manufacturer. In order to do a more precise measurement, a fast laser pulse system is mandatory.
The time jitter for high intensity light pulses has been measured and the results are shown below.
The laser diode pulse width is set to 1.5ns, and the rising time of the controlling voltage pulse is set
to 670ps. For a signal with peak current of 2mA, which rougly corresponds to the peak current of a
511keV photon pulse, the measured jitter is less than 60ps. Since the jitter for a slow charge injected
pulse is about 48ps and this laser diode pulse has a much faster rising slope than the injected charge
pulse, it is believed that for such a fast light detection system, the resolution is still limited by the light
pulse duration and the detector PDE themselves. The electronics noise influence is already negligible
at this level.
Measurements with scintillation crystals and MPPCs have also been done. The scintillators used are
LFS crystals with size 3×3×15mm3. A charge based energy resolution is first measured with one charge
integration path inside the chip. The result is shown in Figure 6.19. The measured energy resolution
for the 511keV photon-electron peak of the Na22 source is less than 11%. The non-linearized ToT
energy resolution is calibrated with the charge measurement and the relative resolution is calculated.
The results are shown in Figure 6.20. For every ToT pulse, a corresponding charge is recorded with the
charge monitor path. A scatter plot can thus be obtained, which is the top left plot in the figure. A
polynomial fit function is used to find an optimal calibration function. With this function the measured
ToT width can be converted to a charge quantity. The calibrated ToT spectrum has an energy resolution
of 21%. Although it is almost twice as large as the charge measurement, a clear 511keV photon-electron
peak is still observable on the plot. A compton event exclusion can be done using the energy cuts based
on this ToT energy measurement.
The linearized ToT method is qualified and compared to the normal ToT method. The results are
displayed in Figure 6.21. A charge injection test is first carried out to validate the response of the
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Figure 6.22: Testbench setup for coincidence measurement
chip to the input charge quantity. As shown in the plot, the modified ToT mothod provides a lineared
ToT width from below 70pC up to at least 300pC. A energy spectrum is afterwards been measured.
Not only the 511keV peak but also the 1.27MeV peak are visible on the plot. Since these two peaks
are in the linear reponse region as indicated by the left plot in Figure 6.21. Using a linear fit of these
two peaks and the standard deviation of the 511keV peak, the energy resolution calculated is about
12%1. Although the evaluation is not so accurate, it is quite clear that the linearized ToT promises a
much better resolution than the normal ToT method. The compton events of the first 511keV peak
are believed to be in the non-linear range, which is reponsible for the hump in the ToT range less than
200ns.
The ToFPET coincidence test is the last measurement and the setup is sketched in Figure 6.22. The
measured coincidence resolution is 480ps, which is shown in Figure 6.23. The reason why it seems to be
much larger than the goal of the ENDOToFPET project (¡200ps), but a much larger crystal size is used
for the measurement compared to the project (2× 2× 10 mm3). A much smaller crystal size promises
much better resolution. At the moment, a small crystal setup is not available for the measurement.
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Figure 6.23: Coinsidence measurement with the STiC chip
1The energy resolution is
σ511keV
peak1.27MeV − peak511keV
· 1.27M − 511k
511k
= 11.60%
129
Measurement Results
The STiC chip is proven to be functional and the results are quite promising. In the second version,
the noise performance of the chip is further optimized. A noise reduction of more than 30% is expected
from SPICE simulations. More results will be carried out once the new chip is back from the foundry.
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Summary
Silicon photomultipliers are basically hundreds to thousands of parallel connected APDs which are
supposed to be operated in Geiger mode. In order to make the Geiger mode avalanche work properly,
a few special techniques are mandatory for detector design and fabrication: quenching resistors, guard
rings, specialized doping profiles for high photon detection efficiency and deep or shallow optical trenches
for crosstalk suppression etc. Compared to the conventional PMTs, SiPMs have the advantages of
small size, low operation voltages, excellent photon resolving capability and magnetic field immunity
etc. However, they still suffer from a few drawbacks, e.g. crosstalk and afterpulse effects etc.
A few special requirements for the readout electronics have been put forward by this new silicon
device.
First of all, the APD pixels inside SiPMs can be treated as binary photon counters. They deliver
almost the same amount of signal when fired by a photon. This promises a very high photon detection
resolution. In order to preserve this photon resolving capability, the readout electronics design has
to concentrate on improving the signal to noise ratio of the pixel output charge (pSNR). Normally,
the conventional charge sensitive amplification (CSA) readout scheme (used for conventional solid state
photon sensors) promises a low noise performance and should be considered as a candidate for the SiPM
readout scheme. However, the SiPM detector capacitance is much larger than that of conventional solid
state photon detectors. Thus the time constant introduced by the large detector capacitance and the
large input impedance of the CSA amplifier will deteriorate the charge collection efficiency of the
readout channel, and degrade the pSNR. A special unit, a “curent conveyor”, is proposed to be added
at the input terminal of the CSA to provide a low input impedance to alleviate the charge collection
efficiency problem. Although this module increases the noise output, the overall noise performance
stays under control by using delicate design and analysis methods.
The low operation voltage of SiPMs requires the capability to tune the bias voltage of the detector
at the readout terminal. The breakdown voltage variation of the detectors are in the order of several
volts. This is already of the same order as the readout electronics power supply voltage. To simplify the
whole detector system, a voltage tuning function is required for the readout electronics. The conveyor
unit inside the chip also enables this function and the voltage of the input terminal can be tuned with
a voltage DAC.
The compactness of the detectors also introduce a side effect. In a few applications, the spatial
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resolution requirement is so high that the system is very dense which leaves no space for active cooling.
The electronics are required to be power pulsed with certain controlling clock patterns. The overall
power consumption should be below tens of microwatt per channel. A special design configuration has
to be adapted to meet the stringent power requirement.
The SiPM dedicated ASIC chip “KLauS” has very high performance in terms of SiPM charge
collection efficiency and signal to noise ratio. It provides a pSNR better than 10 for SiPMs with gain of
2.5×105. It has an input voltage tuning range of about 2V. And the total power consumption during
power pulsing is less than 25µW per channel. It is an eligible candidate for the readout electronics of
the hardron calorimeter for an future Linear Collider.
For SiPMs used in time-of-flight applications, high bandwidth and low noise are addressed in the
electronics design.
STiC is an ASIC chip dedicated to applications with low timing jitter requirement, e.g. a time-
of-flight PET system. A special conveyor unit is picked in order to incorporate a high bandwidth
and relative low noise performance. The PET system requires energy and timing information of the
incoming photon at the same time. A time based readout method is implemented in the chip. The
energy information is encrypted into a time over threshold (ToT) pulse; the width of this pulse together
with the timing stamp is measured by an embeded TDC module inside the chip. Since the ToT
resolution is pulse shape dependent and not linear with respect to the signal charge, a linearized ToT
is proposed. A better energy resolution is promised by such a method.
The STiC chip guarantees a time jitter of less than 50ps for a single pixel signal, which is much
smaller than the detector intrinsic timing resolution. It also provides a voltage tuning range of 500mV.
The corresponding energy resolution of the 511keV photon peak for scintillation crystals is measured
to be about 20% for the normal ToT method and about 12% using the linearized ToT method.
Both chips have been proven to be functional and the details of the design and measurements are
presented in the thesis.
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Appendix A
The poles and zeros of the KLauS input stage can be calculated based on the time constants related
to each individual stray capacitor inside the input stage. The advantage of this method is that it gives
hints to the circuit designer how much influence every stray element has, thus circuit optimization
becomes straightforward.
According to the definition of the input impedance Rin = vx/ix, the poles of the impedance (when
Rin approaches infinity) correspond to the situation where the input terminal “x” can be considered
as an open circuit (ix = 0); the zeros (when Rin equals 0) can be treated as a short circuit (vx = 0).
Consequently, the calculation of poles and zeros is equivalent to calculating the time constant related
to each individual parasitic element, i.e. the shunt resistance of the capacitance. Figure A1 shows
the schematics for calculating each individual parasitic capacitance time constant for the poles and
zeros. For calculating poles, the input terminal is left open; for zeros the input terminal is connected to
ground. All calculated shunt resistances for the poles and zeros of both Cgs and Cgd can be calculated
using Thevenin’s Theorem. The results are listed in Table 1.
Figure A1: Schematics for calculation of (a) cgs pole (b) cgs zero (c) cgd pole (d) cgd zero
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pole resistance zero resistance
cgd
Σgm2,3,4
gm2gm4
Σgm1,2,3,4
gm2gm4 − gm1gm3
cgs − 1gm1
gm2
gm2gm4 − gm1gm3
Table 1: Shunt resistance for pole and zero calculation
It is remarkable that the pole resistance listed in Table 1 is the same as those inferred by equation
4.30. It is certainly no wonder because the effect of the poles in the circuit can be understood as a
frequency dependent impedance, the impedance below the pole frequency is so small that it can be
treated as open circuit. That is exactly the basic assumption used in calculation of resistances in Table
1.
For the zeros, it is a little more complicated. Consider the case when cgd or cgs in the numerator
of equation 4.29 can be set to 0, the remaining parts represent the shunt resistance when considering
only cgs or cgd seperately. These resistances are the same as those in the table for zero calculations.
Therefore, we can use Table 1 to calculate the zeros of the curcuit.
z1 =
[(z′1)
−1 + (z′2)
−1] · (gm2gm4 − gm1gm3)
cgdcgs
(1)
1
z2
=
1
z′1
+
1
z′2
Here, z′1 and z
′
2 are the two zeros calculated using zero resistances and the capacitances in Table 1,
gm2gm4 − gm1gm3 is the common numerator of both zeros and cgscgd comes from the intrinsic nature
of two poles system, i.e. the coefficience of s2.
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A comprehensive analysis of the balistic deficit is an extreamly complicated task. A simplified
approach can, however, already give important insight into the problem. Suppose all the loading
effects and the baseline holder low frequency effects can be neglected; then the transfer function of the
integration and shaping stage is
HI.S.sim(s) =
Vout(s)
Icp(s)
=
R
s · τ + 1 ·
2
(s · τ + 1− j)(s · τ + 1 + j) (1)
Here, R is the integration resistor and τ is the shaping time constant again.
Assuming the input stage has two complex poles with real part a and imaginary part b. The overall
channel response function include the input stage function 4.59 and the integration/shaping function 1
should be
Hc(s) = Hi(s) ·HI.S.sim(s)
=
1
(s+ a+ b · j)(s+ a− b · j) ·
2 ·R
(s · τ + 1)(s · τ + 1− j)(s · τ + 1 + j)
=
s+ q1
(s+ a+ b · j)(s+ a− b · j) +
(s2 + q2 · s+ q3)
(s · τ + 1)(s · τ + 1− j)(s · τ + 1 + j) (2)
The constants q1,q2 and q3 can be determined by balancing all the coefficients for s in the numerator.
Clearly the output waveform 2 can be decomposed into two contributions. Both of them bear the
same pulse shape as their individual response function as in equation 4.59 and 1. Because of the special
feature of the Laplace transform, the derivative of the function in the time domain has a relation with its
counterpart in the s-domain, which means L [f ′(t)] = s ·F (s). Therefore, both terms in equation 2 can
be considered as a sum of their original time domain impulse response with corresponding derivatives.
Fortunately, the conjugate complex poles in the denominator imply a trigonometric function multiplied
with an exponential decay envelope like sin(bt) · exp(−at). Derivatives of such functions are still
trigonometrics with the same envelope. Consequencely, both terms in 2 indicate merely a phase shift of
the original trigonometric function inside the time domain expression. Different detector capacitance
leads to different a, b and q. The maximum voltage can also be calculated. Since the peaking time
(about 2τ) is always 10 times more than the decay constant gm4/(2C) +R0 · gm1 · gm4/(2Ceff ) of the
first term in equation 2. The impact of this term can be totally neglected when calculating the peak
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Figure B1: Numerical calculation of a 40fC input charge with respect to capacitance from 2pF to 100pF
voltage. The inversve laplace transform of the second term is
V out(t)|t∼tpeak = 2 · τ · exp(−
t
τ
) · [(a
2τ2 − 2aτ + b2τ2) · cos(t/τ) + 2(aτ − 1) · sin(t/τ)]
[(aτ − 1)2 + (bτ + 1)2] · [(aτ − 1)2 + (bτ − 1)2]
+ τ · exp(− t
τ
) · 1
(aτ − 1)2 + b2τ2 (3)
= τ · exp(− t
τ
) · [A+B · sin( t
τ
+ φ)] (4)
The last term is a simplification of the trigonometric expression
A+B · sin( t
τ
+ φ) =
1
(aτ − 1)2 + b2τ2 + 2
(a2τ2 − 2aτ + b2τ2) · cos(t/τ) + 2(aτ − 1) · sin(t/τ)
[(aτ − 1)2 + (bτ + 1)2] · [(aτ − 1)2 + (bτ − 1)2] (5)
Here, φ is a certain phase shift related to the detector capacitance. From equation 4.59, a and a2 + b2
can be calculated:
a2 + b2 =
gm1 · gm4
C · Ceff , a =
gm4
2C
+
R0 · gm1 · gm4
2Ceff
(6)
By substituting a and a2 + b2 into equation 5, φ can be expressed as
φ = arctan (
a2τ2 − 2aτ + b2τ2
2aτ − 2 )
= arctan (
τ2gm1gm4 + τgm4 · Ceff + τR0gm1gm4 + τR0gm1gm4 · C
τgm4 · Ceff + τR0gm1gm4 · C − 2C · Ceff ) (7)
The peaking time of the output waveform can be deduced by putting the derivative of 4 to zero. One
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Figure B2: Charge injection through different capacitance Cdet: (a) R0 = 130Ω, (b) R0 = 90Ω
gets
tpeak = τ · [pi − φ− arcsin(
√
2B2 −A2
2
)] (8)
Since d(φ)/dC < 0 and thus d(tpeak)/dC > 0, the peaking time increases with increasing detector
capacitance. The waveforms for larger C should be considered as a shift of the original waveform to
the right.
This analytical result really makes sense from a physics point of view: the larger Cdet, the longer the
incoming current tail such that the integrated charge signal reaches its peak value later as the charge
itself arrives later. Figure B1 shows a calculated waveform of a 40fC charge input with Cdet from 2pF
up to 200pF. A phase shift of the waveform can be clearly seen.
The maximum amplitude of the output voltage is (A/2+
√
2 ·B2 −A2) ·exp(−tpeak/τ). Further an-
alytical calculation becomes extremely complex. Nevertheless, term (A/2 +
√
2 ·B2 −A2) is calculated
numerically and is not at all monotonic with respect to Cdet.
Figure B2 shows a plot of the peak voltage of 40fC charge injection as a function of different
detector capacitance Cdet. Once the effective parasitic capacitance is small, the maximum voltage
Figure B3: peak voltage scan with respect to R0
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Figure B4: channel response SPICE simulation with Cdet from 2pF to 200pF
decreases monotonically as expected. But as long as Ceff is large enough to generate two complex
poles, the curve starts to increase at the beginning due to the undershoot cancellation. The curvature
of the curve also depends on the DC input impedance R0. Lower R0 promises larger curvature, this is
because smaller R0 leads to larger b in equation 2. A larger oscillation parameter b corresponds to a
larger undershoot area in Figure 4.31, and therefore the curvature is more prominent. Figure B3 shows
a scan of the DC input impedance. Changing the DAC voltage of the input stage also changes the drain
voltage of the mirror transistor which will in turn decrease the mirror ratio due to the channel length
modulation effect. Therefore, increasing the DAC voltage will also increase R0. For smaller Ceff the
curve is monotonically decreasing. Only for higher Ceff , the undershoot cancellation effect will appear
again. The corresponding charge collection efficiency error due to capacitance and impedance variation
is found to be less than 5%, and is normally around 3% for KLauS.
Loading and parasitic effects can also be included using SPICE simulation. Figure B4 shows a
bunch of output waveforms for 200fC charge injection with different Cdet, the DC input impedance is
30Ω. Although the loading effect causes a longer tail in the waveform, the phase shift is still visible,
and the maximum voltage has a similar curve as Figure B2. The corresponding charge measurement
error due to different detector capacitance up to 200pF is about 3%.
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